Commit | Line | Data |
---|---|---|
97fb5e8d | 1 | // SPDX-License-Identifier: GPL-2.0-only |
5443cc5f | 2 | /* Copyright (c) 2010,2015,2019 The Linux Foundation. All rights reserved. |
2ce76a6a | 3 | * Copyright (C) 2015 Linaro Ltd. |
2a1eb58a | 4 | */ |
d0f6fa7b | 5 | #include <linux/platform_device.h> |
dea85242 | 6 | #include <linux/init.h> |
b6a1dfbc KG |
7 | #include <linux/cpumask.h> |
8 | #include <linux/export.h> | |
6e37ccf7 | 9 | #include <linux/dma-direct.h> |
f01e90fe | 10 | #include <linux/dma-mapping.h> |
8c1b7dc9 | 11 | #include <linux/module.h> |
b6a1dfbc | 12 | #include <linux/types.h> |
916f743d | 13 | #include <linux/qcom_scm.h> |
d0f6fa7b | 14 | #include <linux/of.h> |
8c1b7dc9 | 15 | #include <linux/of_address.h> |
d0f6fa7b AG |
16 | #include <linux/of_platform.h> |
17 | #include <linux/clk.h> | |
dd4fe5b2 | 18 | #include <linux/reset-controller.h> |
57d3b816 | 19 | #include <linux/arm-smccc.h> |
2a1eb58a | 20 | |
b6a1dfbc | 21 | #include "qcom_scm.h" |
a353e4a0 | 22 | |
8c1b7dc9 BA |
23 | static bool download_mode = IS_ENABLED(CONFIG_QCOM_SCM_DOWNLOAD_MODE_DEFAULT); |
24 | module_param(download_mode, bool, 0); | |
25 | ||
ab0822d5 | 26 | #define SCM_HAS_CORE_CLK BIT(0) |
27 | #define SCM_HAS_IFACE_CLK BIT(1) | |
28 | #define SCM_HAS_BUS_CLK BIT(2) | |
29 | ||
d0f6fa7b AG |
30 | struct qcom_scm { |
31 | struct device *dev; | |
32 | struct clk *core_clk; | |
33 | struct clk *iface_clk; | |
34 | struct clk *bus_clk; | |
dd4fe5b2 | 35 | struct reset_controller_dev reset; |
8c1b7dc9 BA |
36 | |
37 | u64 dload_mode_addr; | |
d0f6fa7b AG |
38 | }; |
39 | ||
d82bd359 AKD |
40 | struct qcom_scm_current_perm_info { |
41 | __le32 vmid; | |
42 | __le32 perm; | |
43 | __le64 ctx; | |
44 | __le32 ctx_size; | |
45 | __le32 unused; | |
46 | }; | |
47 | ||
48 | struct qcom_scm_mem_map_info { | |
49 | __le64 mem_addr; | |
50 | __le64 mem_size; | |
51 | }; | |
52 | ||
57d3b816 EB |
53 | #define QCOM_SCM_FLAG_COLDBOOT_CPU0 0x00 |
54 | #define QCOM_SCM_FLAG_COLDBOOT_CPU1 0x01 | |
55 | #define QCOM_SCM_FLAG_COLDBOOT_CPU2 0x08 | |
56 | #define QCOM_SCM_FLAG_COLDBOOT_CPU3 0x20 | |
57 | ||
58 | #define QCOM_SCM_FLAG_WARMBOOT_CPU0 0x04 | |
59 | #define QCOM_SCM_FLAG_WARMBOOT_CPU1 0x02 | |
60 | #define QCOM_SCM_FLAG_WARMBOOT_CPU2 0x10 | |
61 | #define QCOM_SCM_FLAG_WARMBOOT_CPU3 0x40 | |
62 | ||
63 | struct qcom_scm_wb_entry { | |
64 | int flag; | |
65 | void *entry; | |
66 | }; | |
67 | ||
68 | static struct qcom_scm_wb_entry qcom_scm_wb[] = { | |
69 | { .flag = QCOM_SCM_FLAG_WARMBOOT_CPU0 }, | |
70 | { .flag = QCOM_SCM_FLAG_WARMBOOT_CPU1 }, | |
71 | { .flag = QCOM_SCM_FLAG_WARMBOOT_CPU2 }, | |
72 | { .flag = QCOM_SCM_FLAG_WARMBOOT_CPU3 }, | |
73 | }; | |
74 | ||
d0f6fa7b AG |
75 | static struct qcom_scm *__scm; |
76 | ||
77 | static int qcom_scm_clk_enable(void) | |
78 | { | |
79 | int ret; | |
80 | ||
81 | ret = clk_prepare_enable(__scm->core_clk); | |
82 | if (ret) | |
83 | goto bail; | |
84 | ||
85 | ret = clk_prepare_enable(__scm->iface_clk); | |
86 | if (ret) | |
87 | goto disable_core; | |
88 | ||
89 | ret = clk_prepare_enable(__scm->bus_clk); | |
90 | if (ret) | |
91 | goto disable_iface; | |
92 | ||
93 | return 0; | |
94 | ||
95 | disable_iface: | |
96 | clk_disable_unprepare(__scm->iface_clk); | |
97 | disable_core: | |
98 | clk_disable_unprepare(__scm->core_clk); | |
99 | bail: | |
100 | return ret; | |
101 | } | |
102 | ||
103 | static void qcom_scm_clk_disable(void) | |
104 | { | |
105 | clk_disable_unprepare(__scm->core_clk); | |
106 | clk_disable_unprepare(__scm->iface_clk); | |
107 | clk_disable_unprepare(__scm->bus_clk); | |
108 | } | |
109 | ||
a353e4a0 | 110 | /** |
65f0c90b | 111 | * qcom_scm_set_warm_boot_addr() - Set the warm boot address for cpus |
a353e4a0 LI |
112 | * @entry: Entry point function for the cpus |
113 | * @cpus: The cpumask of cpus that will use the entry point | |
114 | * | |
65f0c90b EB |
115 | * Set the Linux entry point for the SCM to transfer control to when coming |
116 | * out of a power down. CPU power down may be executed on cpuidle or hotplug. | |
a353e4a0 | 117 | */ |
65f0c90b | 118 | int qcom_scm_set_warm_boot_addr(void *entry, const cpumask_t *cpus) |
a353e4a0 | 119 | { |
57d3b816 EB |
120 | int ret; |
121 | int flags = 0; | |
122 | int cpu; | |
123 | struct qcom_scm_desc desc = { | |
124 | .svc = QCOM_SCM_SVC_BOOT, | |
125 | .cmd = QCOM_SCM_BOOT_SET_ADDR, | |
126 | .arginfo = QCOM_SCM_ARGS(2), | |
127 | }; | |
128 | ||
129 | /* | |
130 | * Reassign only if we are switching from hotplug entry point | |
131 | * to cpuidle entry point or vice versa. | |
132 | */ | |
133 | for_each_cpu(cpu, cpus) { | |
134 | if (entry == qcom_scm_wb[cpu].entry) | |
135 | continue; | |
136 | flags |= qcom_scm_wb[cpu].flag; | |
137 | } | |
138 | ||
139 | /* No change in entry function */ | |
140 | if (!flags) | |
141 | return 0; | |
142 | ||
143 | desc.args[0] = flags; | |
144 | desc.args[1] = virt_to_phys(entry); | |
145 | ||
146 | ret = qcom_scm_call(__scm->dev, &desc, NULL); | |
147 | if (!ret) { | |
148 | for_each_cpu(cpu, cpus) | |
149 | qcom_scm_wb[cpu].entry = entry; | |
150 | } | |
151 | ||
152 | return ret; | |
a353e4a0 | 153 | } |
65f0c90b | 154 | EXPORT_SYMBOL(qcom_scm_set_warm_boot_addr); |
2ce76a6a LI |
155 | |
156 | /** | |
65f0c90b | 157 | * qcom_scm_set_cold_boot_addr() - Set the cold boot address for cpus |
2ce76a6a LI |
158 | * @entry: Entry point function for the cpus |
159 | * @cpus: The cpumask of cpus that will use the entry point | |
160 | * | |
65f0c90b EB |
161 | * Set the cold boot address of the cpus. Any cpu outside the supported |
162 | * range would be removed from the cpu present mask. | |
2ce76a6a | 163 | */ |
65f0c90b | 164 | int qcom_scm_set_cold_boot_addr(void *entry, const cpumask_t *cpus) |
2ce76a6a | 165 | { |
57d3b816 EB |
166 | int flags = 0; |
167 | int cpu; | |
168 | int scm_cb_flags[] = { | |
169 | QCOM_SCM_FLAG_COLDBOOT_CPU0, | |
170 | QCOM_SCM_FLAG_COLDBOOT_CPU1, | |
171 | QCOM_SCM_FLAG_COLDBOOT_CPU2, | |
172 | QCOM_SCM_FLAG_COLDBOOT_CPU3, | |
173 | }; | |
174 | struct qcom_scm_desc desc = { | |
175 | .svc = QCOM_SCM_SVC_BOOT, | |
176 | .cmd = QCOM_SCM_BOOT_SET_ADDR, | |
177 | .arginfo = QCOM_SCM_ARGS(2), | |
178 | .owner = ARM_SMCCC_OWNER_SIP, | |
179 | }; | |
180 | ||
181 | if (!cpus || (cpus && cpumask_empty(cpus))) | |
182 | return -EINVAL; | |
183 | ||
184 | for_each_cpu(cpu, cpus) { | |
185 | if (cpu < ARRAY_SIZE(scm_cb_flags)) | |
186 | flags |= scm_cb_flags[cpu]; | |
187 | else | |
188 | set_cpu_present(cpu, false); | |
189 | } | |
190 | ||
191 | desc.args[0] = flags; | |
192 | desc.args[1] = virt_to_phys(entry); | |
193 | ||
194 | return qcom_scm_call_atomic(__scm ? __scm->dev : NULL, &desc, NULL); | |
2ce76a6a | 195 | } |
65f0c90b | 196 | EXPORT_SYMBOL(qcom_scm_set_cold_boot_addr); |
767b0235 | 197 | |
767b0235 LI |
198 | /** |
199 | * qcom_scm_cpu_power_down() - Power down the cpu | |
200 | * @flags - Flags to flush cache | |
201 | * | |
202 | * This is an end point to power down cpu. If there was a pending interrupt, | |
203 | * the control would return from this function, otherwise, the cpu jumps to the | |
204 | * warm boot entry point set for this cpu upon reset. | |
205 | */ | |
206 | void qcom_scm_cpu_power_down(u32 flags) | |
207 | { | |
57d3b816 EB |
208 | struct qcom_scm_desc desc = { |
209 | .svc = QCOM_SCM_SVC_BOOT, | |
210 | .cmd = QCOM_SCM_BOOT_TERMINATE_PC, | |
211 | .args[0] = flags & QCOM_SCM_FLUSH_FLAG_MASK, | |
212 | .arginfo = QCOM_SCM_ARGS(1), | |
213 | .owner = ARM_SMCCC_OWNER_SIP, | |
214 | }; | |
215 | ||
216 | qcom_scm_call_atomic(__scm ? __scm->dev : NULL, &desc, NULL); | |
767b0235 LI |
217 | } |
218 | EXPORT_SYMBOL(qcom_scm_cpu_power_down); | |
9626b699 | 219 | |
65f0c90b | 220 | int qcom_scm_set_remote_state(u32 state, u32 id) |
f01e90fe | 221 | { |
57d3b816 EB |
222 | struct qcom_scm_desc desc = { |
223 | .svc = QCOM_SCM_SVC_BOOT, | |
224 | .cmd = QCOM_SCM_BOOT_SET_REMOTE_STATE, | |
225 | .arginfo = QCOM_SCM_ARGS(2), | |
226 | .args[0] = state, | |
227 | .args[1] = id, | |
228 | .owner = ARM_SMCCC_OWNER_SIP, | |
229 | }; | |
230 | struct qcom_scm_res res; | |
231 | int ret; | |
232 | ||
233 | ret = qcom_scm_call(__scm->dev, &desc, &res); | |
234 | ||
235 | return ret ? : res.result[0]; | |
f01e90fe | 236 | } |
65f0c90b | 237 | EXPORT_SYMBOL(qcom_scm_set_remote_state); |
f01e90fe | 238 | |
57d3b816 EB |
239 | static int __qcom_scm_set_dload_mode(struct device *dev, bool enable) |
240 | { | |
241 | struct qcom_scm_desc desc = { | |
242 | .svc = QCOM_SCM_SVC_BOOT, | |
243 | .cmd = QCOM_SCM_BOOT_SET_DLOAD_MODE, | |
244 | .arginfo = QCOM_SCM_ARGS(2), | |
245 | .args[0] = QCOM_SCM_BOOT_SET_DLOAD_MODE, | |
246 | .owner = ARM_SMCCC_OWNER_SIP, | |
247 | }; | |
248 | ||
249 | desc.args[1] = enable ? QCOM_SCM_BOOT_SET_DLOAD_MODE : 0; | |
250 | ||
251 | return qcom_scm_call(__scm->dev, &desc, NULL); | |
252 | } | |
253 | ||
65f0c90b | 254 | static void qcom_scm_set_download_mode(bool enable) |
b0a1614f | 255 | { |
65f0c90b EB |
256 | bool avail; |
257 | int ret = 0; | |
b0a1614f | 258 | |
65f0c90b EB |
259 | avail = __qcom_scm_is_call_available(__scm->dev, |
260 | QCOM_SCM_SVC_BOOT, | |
261 | QCOM_SCM_BOOT_SET_DLOAD_MODE); | |
262 | if (avail) { | |
263 | ret = __qcom_scm_set_dload_mode(__scm->dev, enable); | |
264 | } else if (__scm->dload_mode_addr) { | |
57d3b816 EB |
265 | ret = qcom_scm_io_writel(__scm->dload_mode_addr, |
266 | enable ? QCOM_SCM_BOOT_SET_DLOAD_MODE : 0); | |
65f0c90b EB |
267 | } else { |
268 | dev_err(__scm->dev, | |
269 | "No available mechanism for setting download mode\n"); | |
270 | } | |
b0a1614f | 271 | |
65f0c90b EB |
272 | if (ret) |
273 | dev_err(__scm->dev, "failed to set download mode: %d\n", ret); | |
b0a1614f | 274 | } |
b0a1614f | 275 | |
f01e90fe BA |
276 | /** |
277 | * qcom_scm_pas_init_image() - Initialize peripheral authentication service | |
278 | * state machine for a given peripheral, using the | |
279 | * metadata | |
280 | * @peripheral: peripheral id | |
281 | * @metadata: pointer to memory containing ELF header, program header table | |
282 | * and optional blob of data used for authenticating the metadata | |
283 | * and the rest of the firmware | |
284 | * @size: size of the metadata | |
285 | * | |
286 | * Returns 0 on success. | |
287 | */ | |
288 | int qcom_scm_pas_init_image(u32 peripheral, const void *metadata, size_t size) | |
289 | { | |
290 | dma_addr_t mdata_phys; | |
291 | void *mdata_buf; | |
292 | int ret; | |
57d3b816 EB |
293 | struct qcom_scm_desc desc = { |
294 | .svc = QCOM_SCM_SVC_PIL, | |
295 | .cmd = QCOM_SCM_PIL_PAS_INIT_IMAGE, | |
296 | .arginfo = QCOM_SCM_ARGS(2, QCOM_SCM_VAL, QCOM_SCM_RW), | |
297 | .args[0] = peripheral, | |
298 | .owner = ARM_SMCCC_OWNER_SIP, | |
299 | }; | |
300 | struct qcom_scm_res res; | |
f01e90fe BA |
301 | |
302 | /* | |
303 | * During the scm call memory protection will be enabled for the meta | |
304 | * data blob, so make sure it's physically contiguous, 4K aligned and | |
305 | * non-cachable to avoid XPU violations. | |
306 | */ | |
307 | mdata_buf = dma_alloc_coherent(__scm->dev, size, &mdata_phys, | |
308 | GFP_KERNEL); | |
309 | if (!mdata_buf) { | |
310 | dev_err(__scm->dev, "Allocation of metadata buffer failed.\n"); | |
311 | return -ENOMEM; | |
312 | } | |
313 | memcpy(mdata_buf, metadata, size); | |
314 | ||
315 | ret = qcom_scm_clk_enable(); | |
316 | if (ret) | |
317 | goto free_metadata; | |
318 | ||
57d3b816 EB |
319 | desc.args[1] = mdata_phys; |
320 | ||
321 | ret = qcom_scm_call(__scm->dev, &desc, &res); | |
f01e90fe BA |
322 | |
323 | qcom_scm_clk_disable(); | |
324 | ||
325 | free_metadata: | |
326 | dma_free_coherent(__scm->dev, size, mdata_buf, mdata_phys); | |
327 | ||
57d3b816 | 328 | return ret ? : res.result[0]; |
f01e90fe BA |
329 | } |
330 | EXPORT_SYMBOL(qcom_scm_pas_init_image); | |
331 | ||
332 | /** | |
333 | * qcom_scm_pas_mem_setup() - Prepare the memory related to a given peripheral | |
334 | * for firmware loading | |
335 | * @peripheral: peripheral id | |
336 | * @addr: start address of memory area to prepare | |
337 | * @size: size of the memory area to prepare | |
338 | * | |
339 | * Returns 0 on success. | |
340 | */ | |
341 | int qcom_scm_pas_mem_setup(u32 peripheral, phys_addr_t addr, phys_addr_t size) | |
342 | { | |
343 | int ret; | |
57d3b816 EB |
344 | struct qcom_scm_desc desc = { |
345 | .svc = QCOM_SCM_SVC_PIL, | |
346 | .cmd = QCOM_SCM_PIL_PAS_MEM_SETUP, | |
347 | .arginfo = QCOM_SCM_ARGS(3), | |
348 | .args[0] = peripheral, | |
349 | .args[1] = addr, | |
350 | .args[2] = size, | |
351 | .owner = ARM_SMCCC_OWNER_SIP, | |
352 | }; | |
353 | struct qcom_scm_res res; | |
f01e90fe BA |
354 | |
355 | ret = qcom_scm_clk_enable(); | |
356 | if (ret) | |
357 | return ret; | |
358 | ||
57d3b816 | 359 | ret = qcom_scm_call(__scm->dev, &desc, &res); |
f01e90fe BA |
360 | qcom_scm_clk_disable(); |
361 | ||
57d3b816 | 362 | return ret ? : res.result[0]; |
f01e90fe BA |
363 | } |
364 | EXPORT_SYMBOL(qcom_scm_pas_mem_setup); | |
365 | ||
366 | /** | |
367 | * qcom_scm_pas_auth_and_reset() - Authenticate the given peripheral firmware | |
368 | * and reset the remote processor | |
369 | * @peripheral: peripheral id | |
370 | * | |
371 | * Return 0 on success. | |
372 | */ | |
373 | int qcom_scm_pas_auth_and_reset(u32 peripheral) | |
374 | { | |
375 | int ret; | |
57d3b816 EB |
376 | struct qcom_scm_desc desc = { |
377 | .svc = QCOM_SCM_SVC_PIL, | |
378 | .cmd = QCOM_SCM_PIL_PAS_AUTH_AND_RESET, | |
379 | .arginfo = QCOM_SCM_ARGS(1), | |
380 | .args[0] = peripheral, | |
381 | .owner = ARM_SMCCC_OWNER_SIP, | |
382 | }; | |
383 | struct qcom_scm_res res; | |
f01e90fe BA |
384 | |
385 | ret = qcom_scm_clk_enable(); | |
386 | if (ret) | |
387 | return ret; | |
388 | ||
57d3b816 | 389 | ret = qcom_scm_call(__scm->dev, &desc, &res); |
f01e90fe BA |
390 | qcom_scm_clk_disable(); |
391 | ||
57d3b816 | 392 | return ret ? : res.result[0]; |
f01e90fe BA |
393 | } |
394 | EXPORT_SYMBOL(qcom_scm_pas_auth_and_reset); | |
395 | ||
396 | /** | |
397 | * qcom_scm_pas_shutdown() - Shut down the remote processor | |
398 | * @peripheral: peripheral id | |
399 | * | |
400 | * Returns 0 on success. | |
401 | */ | |
402 | int qcom_scm_pas_shutdown(u32 peripheral) | |
403 | { | |
404 | int ret; | |
57d3b816 EB |
405 | struct qcom_scm_desc desc = { |
406 | .svc = QCOM_SCM_SVC_PIL, | |
407 | .cmd = QCOM_SCM_PIL_PAS_SHUTDOWN, | |
408 | .arginfo = QCOM_SCM_ARGS(1), | |
409 | .args[0] = peripheral, | |
410 | .owner = ARM_SMCCC_OWNER_SIP, | |
411 | }; | |
412 | struct qcom_scm_res res; | |
f01e90fe BA |
413 | |
414 | ret = qcom_scm_clk_enable(); | |
415 | if (ret) | |
416 | return ret; | |
417 | ||
57d3b816 EB |
418 | ret = qcom_scm_call(__scm->dev, &desc, &res); |
419 | ||
f01e90fe BA |
420 | qcom_scm_clk_disable(); |
421 | ||
57d3b816 | 422 | return ret ? : res.result[0]; |
f01e90fe BA |
423 | } |
424 | EXPORT_SYMBOL(qcom_scm_pas_shutdown); | |
425 | ||
65f0c90b EB |
426 | /** |
427 | * qcom_scm_pas_supported() - Check if the peripheral authentication service is | |
428 | * available for the given peripherial | |
429 | * @peripheral: peripheral id | |
430 | * | |
431 | * Returns true if PAS is supported for this peripheral, otherwise false. | |
432 | */ | |
433 | bool qcom_scm_pas_supported(u32 peripheral) | |
434 | { | |
435 | int ret; | |
57d3b816 EB |
436 | struct qcom_scm_desc desc = { |
437 | .svc = QCOM_SCM_SVC_PIL, | |
438 | .cmd = QCOM_SCM_PIL_PAS_IS_SUPPORTED, | |
439 | .arginfo = QCOM_SCM_ARGS(1), | |
440 | .args[0] = peripheral, | |
441 | .owner = ARM_SMCCC_OWNER_SIP, | |
442 | }; | |
443 | struct qcom_scm_res res; | |
65f0c90b EB |
444 | |
445 | ret = __qcom_scm_is_call_available(__scm->dev, QCOM_SCM_SVC_PIL, | |
446 | QCOM_SCM_PIL_PAS_IS_SUPPORTED); | |
447 | if (ret <= 0) | |
448 | return false; | |
449 | ||
57d3b816 EB |
450 | ret = qcom_scm_call(__scm->dev, &desc, &res); |
451 | ||
452 | return ret ? false : !!res.result[0]; | |
65f0c90b EB |
453 | } |
454 | EXPORT_SYMBOL(qcom_scm_pas_supported); | |
455 | ||
57d3b816 EB |
456 | static int __qcom_scm_pas_mss_reset(struct device *dev, bool reset) |
457 | { | |
458 | struct qcom_scm_desc desc = { | |
459 | .svc = QCOM_SCM_SVC_PIL, | |
460 | .cmd = QCOM_SCM_PIL_PAS_MSS_RESET, | |
461 | .arginfo = QCOM_SCM_ARGS(2), | |
462 | .args[0] = reset, | |
463 | .args[1] = 0, | |
464 | .owner = ARM_SMCCC_OWNER_SIP, | |
465 | }; | |
466 | struct qcom_scm_res res; | |
467 | int ret; | |
468 | ||
469 | ret = qcom_scm_call(__scm->dev, &desc, &res); | |
470 | ||
471 | return ret ? : res.result[0]; | |
472 | } | |
473 | ||
dd4fe5b2 BA |
474 | static int qcom_scm_pas_reset_assert(struct reset_controller_dev *rcdev, |
475 | unsigned long idx) | |
476 | { | |
477 | if (idx != 0) | |
478 | return -EINVAL; | |
479 | ||
480 | return __qcom_scm_pas_mss_reset(__scm->dev, 1); | |
481 | } | |
482 | ||
483 | static int qcom_scm_pas_reset_deassert(struct reset_controller_dev *rcdev, | |
484 | unsigned long idx) | |
485 | { | |
486 | if (idx != 0) | |
487 | return -EINVAL; | |
488 | ||
489 | return __qcom_scm_pas_mss_reset(__scm->dev, 0); | |
490 | } | |
491 | ||
492 | static const struct reset_control_ops qcom_scm_pas_reset_ops = { | |
493 | .assert = qcom_scm_pas_reset_assert, | |
494 | .deassert = qcom_scm_pas_reset_deassert, | |
495 | }; | |
496 | ||
65f0c90b EB |
497 | int qcom_scm_io_readl(phys_addr_t addr, unsigned int *val) |
498 | { | |
57d3b816 EB |
499 | struct qcom_scm_desc desc = { |
500 | .svc = QCOM_SCM_SVC_IO, | |
501 | .cmd = QCOM_SCM_IO_READ, | |
502 | .arginfo = QCOM_SCM_ARGS(1), | |
503 | .args[0] = addr, | |
504 | .owner = ARM_SMCCC_OWNER_SIP, | |
505 | }; | |
506 | struct qcom_scm_res res; | |
507 | int ret; | |
508 | ||
509 | ||
510 | ret = qcom_scm_call(__scm->dev, &desc, &res); | |
511 | if (ret >= 0) | |
512 | *val = res.result[0]; | |
513 | ||
514 | return ret < 0 ? ret : 0; | |
65f0c90b EB |
515 | } |
516 | EXPORT_SYMBOL(qcom_scm_io_readl); | |
517 | ||
518 | int qcom_scm_io_writel(phys_addr_t addr, unsigned int val) | |
519 | { | |
57d3b816 EB |
520 | struct qcom_scm_desc desc = { |
521 | .svc = QCOM_SCM_SVC_IO, | |
522 | .cmd = QCOM_SCM_IO_WRITE, | |
523 | .arginfo = QCOM_SCM_ARGS(2), | |
524 | .args[0] = addr, | |
525 | .args[1] = val, | |
526 | .owner = ARM_SMCCC_OWNER_SIP, | |
527 | }; | |
528 | ||
529 | ||
530 | return qcom_scm_call(__scm->dev, &desc, NULL); | |
65f0c90b EB |
531 | } |
532 | EXPORT_SYMBOL(qcom_scm_io_writel); | |
533 | ||
0434a406 RC |
534 | /** |
535 | * qcom_scm_restore_sec_cfg_available() - Check if secure environment | |
536 | * supports restore security config interface. | |
537 | * | |
538 | * Return true if restore-cfg interface is supported, false if not. | |
539 | */ | |
540 | bool qcom_scm_restore_sec_cfg_available(void) | |
541 | { | |
542 | return __qcom_scm_is_call_available(__scm->dev, QCOM_SCM_SVC_MP, | |
5443cc5f | 543 | QCOM_SCM_MP_RESTORE_SEC_CFG); |
0434a406 RC |
544 | } |
545 | EXPORT_SYMBOL(qcom_scm_restore_sec_cfg_available); | |
546 | ||
a2c680c6 RC |
547 | int qcom_scm_restore_sec_cfg(u32 device_id, u32 spare) |
548 | { | |
57d3b816 EB |
549 | struct qcom_scm_desc desc = { |
550 | .svc = QCOM_SCM_SVC_MP, | |
551 | .cmd = QCOM_SCM_MP_RESTORE_SEC_CFG, | |
552 | .arginfo = QCOM_SCM_ARGS(2), | |
553 | .args[0] = device_id, | |
554 | .args[1] = spare, | |
555 | .owner = ARM_SMCCC_OWNER_SIP, | |
556 | }; | |
557 | struct qcom_scm_res res; | |
558 | int ret; | |
559 | ||
560 | ret = qcom_scm_call(__scm->dev, &desc, &res); | |
561 | ||
562 | return ret ? : res.result[0]; | |
a2c680c6 RC |
563 | } |
564 | EXPORT_SYMBOL(qcom_scm_restore_sec_cfg); | |
565 | ||
b182cc4d SV |
566 | int qcom_scm_iommu_secure_ptbl_size(u32 spare, size_t *size) |
567 | { | |
57d3b816 EB |
568 | struct qcom_scm_desc desc = { |
569 | .svc = QCOM_SCM_SVC_MP, | |
570 | .cmd = QCOM_SCM_MP_IOMMU_SECURE_PTBL_SIZE, | |
571 | .arginfo = QCOM_SCM_ARGS(1), | |
572 | .args[0] = spare, | |
573 | .owner = ARM_SMCCC_OWNER_SIP, | |
574 | }; | |
575 | struct qcom_scm_res res; | |
576 | int ret; | |
577 | ||
578 | ret = qcom_scm_call(__scm->dev, &desc, &res); | |
579 | ||
580 | if (size) | |
581 | *size = res.result[0]; | |
582 | ||
583 | return ret ? : res.result[1]; | |
b182cc4d SV |
584 | } |
585 | EXPORT_SYMBOL(qcom_scm_iommu_secure_ptbl_size); | |
586 | ||
587 | int qcom_scm_iommu_secure_ptbl_init(u64 addr, u32 size, u32 spare) | |
588 | { | |
57d3b816 EB |
589 | struct qcom_scm_desc desc = { |
590 | .svc = QCOM_SCM_SVC_MP, | |
591 | .cmd = QCOM_SCM_MP_IOMMU_SECURE_PTBL_INIT, | |
592 | .arginfo = QCOM_SCM_ARGS(3, QCOM_SCM_RW, QCOM_SCM_VAL, | |
593 | QCOM_SCM_VAL), | |
594 | .args[0] = addr, | |
595 | .args[1] = size, | |
596 | .args[2] = spare, | |
597 | .owner = ARM_SMCCC_OWNER_SIP, | |
598 | }; | |
599 | int ret; | |
600 | ||
601 | desc.args[0] = addr; | |
602 | desc.args[1] = size; | |
603 | desc.args[2] = spare; | |
604 | desc.arginfo = QCOM_SCM_ARGS(3, QCOM_SCM_RW, QCOM_SCM_VAL, | |
605 | QCOM_SCM_VAL); | |
606 | ||
607 | ret = qcom_scm_call(__scm->dev, &desc, NULL); | |
608 | ||
609 | /* the pg table has been initialized already, ignore the error */ | |
610 | if (ret == -EPERM) | |
611 | ret = 0; | |
612 | ||
613 | return ret; | |
b182cc4d SV |
614 | } |
615 | EXPORT_SYMBOL(qcom_scm_iommu_secure_ptbl_init); | |
616 | ||
57d3b816 EB |
617 | static int __qcom_scm_assign_mem(struct device *dev, phys_addr_t mem_region, |
618 | size_t mem_sz, phys_addr_t src, size_t src_sz, | |
619 | phys_addr_t dest, size_t dest_sz) | |
620 | { | |
621 | int ret; | |
622 | struct qcom_scm_desc desc = { | |
623 | .svc = QCOM_SCM_SVC_MP, | |
624 | .cmd = QCOM_SCM_MP_ASSIGN, | |
625 | .arginfo = QCOM_SCM_ARGS(7, QCOM_SCM_RO, QCOM_SCM_VAL, | |
626 | QCOM_SCM_RO, QCOM_SCM_VAL, QCOM_SCM_RO, | |
627 | QCOM_SCM_VAL, QCOM_SCM_VAL), | |
628 | .args[0] = mem_region, | |
629 | .args[1] = mem_sz, | |
630 | .args[2] = src, | |
631 | .args[3] = src_sz, | |
632 | .args[4] = dest, | |
633 | .args[5] = dest_sz, | |
634 | .args[6] = 0, | |
635 | .owner = ARM_SMCCC_OWNER_SIP, | |
636 | }; | |
637 | struct qcom_scm_res res; | |
638 | ||
639 | ret = qcom_scm_call(dev, &desc, &res); | |
640 | ||
641 | return ret ? : res.result[0]; | |
642 | } | |
643 | ||
d82bd359 AKD |
644 | /** |
645 | * qcom_scm_assign_mem() - Make a secure call to reassign memory ownership | |
646 | * @mem_addr: mem region whose ownership need to be reassigned | |
647 | * @mem_sz: size of the region. | |
648 | * @srcvm: vmid for current set of owners, each set bit in | |
649 | * flag indicate a unique owner | |
c8b08fc0 | 650 | * @newvm: array having new owners and corresponding permission |
d82bd359 AKD |
651 | * flags |
652 | * @dest_cnt: number of owners in next set. | |
653 | * | |
c8b08fc0 | 654 | * Return negative errno on failure or 0 on success with @srcvm updated. |
d82bd359 AKD |
655 | */ |
656 | int qcom_scm_assign_mem(phys_addr_t mem_addr, size_t mem_sz, | |
657 | unsigned int *srcvm, | |
af311ff9 SB |
658 | const struct qcom_scm_vmperm *newvm, |
659 | unsigned int dest_cnt) | |
d82bd359 AKD |
660 | { |
661 | struct qcom_scm_current_perm_info *destvm; | |
662 | struct qcom_scm_mem_map_info *mem_to_map; | |
663 | phys_addr_t mem_to_map_phys; | |
664 | phys_addr_t dest_phys; | |
665 | phys_addr_t ptr_phys; | |
6e37ccf7 | 666 | dma_addr_t ptr_dma; |
d82bd359 AKD |
667 | size_t mem_to_map_sz; |
668 | size_t dest_sz; | |
669 | size_t src_sz; | |
670 | size_t ptr_sz; | |
671 | int next_vm; | |
672 | __le32 *src; | |
673 | void *ptr; | |
af311ff9 SB |
674 | int ret, i, b; |
675 | unsigned long srcvm_bits = *srcvm; | |
d82bd359 | 676 | |
af311ff9 | 677 | src_sz = hweight_long(srcvm_bits) * sizeof(*src); |
d82bd359 AKD |
678 | mem_to_map_sz = sizeof(*mem_to_map); |
679 | dest_sz = dest_cnt * sizeof(*destvm); | |
680 | ptr_sz = ALIGN(src_sz, SZ_64) + ALIGN(mem_to_map_sz, SZ_64) + | |
681 | ALIGN(dest_sz, SZ_64); | |
682 | ||
6e37ccf7 | 683 | ptr = dma_alloc_coherent(__scm->dev, ptr_sz, &ptr_dma, GFP_KERNEL); |
d82bd359 AKD |
684 | if (!ptr) |
685 | return -ENOMEM; | |
6e37ccf7 | 686 | ptr_phys = dma_to_phys(__scm->dev, ptr_dma); |
d82bd359 AKD |
687 | |
688 | /* Fill source vmid detail */ | |
689 | src = ptr; | |
af311ff9 SB |
690 | i = 0; |
691 | for_each_set_bit(b, &srcvm_bits, BITS_PER_LONG) | |
692 | src[i++] = cpu_to_le32(b); | |
d82bd359 AKD |
693 | |
694 | /* Fill details of mem buff to map */ | |
695 | mem_to_map = ptr + ALIGN(src_sz, SZ_64); | |
696 | mem_to_map_phys = ptr_phys + ALIGN(src_sz, SZ_64); | |
af311ff9 SB |
697 | mem_to_map->mem_addr = cpu_to_le64(mem_addr); |
698 | mem_to_map->mem_size = cpu_to_le64(mem_sz); | |
d82bd359 AKD |
699 | |
700 | next_vm = 0; | |
701 | /* Fill details of next vmid detail */ | |
702 | destvm = ptr + ALIGN(mem_to_map_sz, SZ_64) + ALIGN(src_sz, SZ_64); | |
703 | dest_phys = ptr_phys + ALIGN(mem_to_map_sz, SZ_64) + ALIGN(src_sz, SZ_64); | |
af311ff9 SB |
704 | for (i = 0; i < dest_cnt; i++, destvm++, newvm++) { |
705 | destvm->vmid = cpu_to_le32(newvm->vmid); | |
706 | destvm->perm = cpu_to_le32(newvm->perm); | |
707 | destvm->ctx = 0; | |
708 | destvm->ctx_size = 0; | |
709 | next_vm |= BIT(newvm->vmid); | |
d82bd359 AKD |
710 | } |
711 | ||
712 | ret = __qcom_scm_assign_mem(__scm->dev, mem_to_map_phys, mem_to_map_sz, | |
713 | ptr_phys, src_sz, dest_phys, dest_sz); | |
6e37ccf7 | 714 | dma_free_coherent(__scm->dev, ptr_sz, ptr, ptr_dma); |
d82bd359 AKD |
715 | if (ret) { |
716 | dev_err(__scm->dev, | |
c8b08fc0 | 717 | "Assign memory protection call failed %d\n", ret); |
d82bd359 AKD |
718 | return -EINVAL; |
719 | } | |
720 | ||
721 | *srcvm = next_vm; | |
722 | return 0; | |
723 | } | |
724 | EXPORT_SYMBOL(qcom_scm_assign_mem); | |
725 | ||
65f0c90b EB |
726 | /** |
727 | * qcom_scm_ocmem_lock_available() - is OCMEM lock/unlock interface available | |
728 | */ | |
729 | bool qcom_scm_ocmem_lock_available(void) | |
730 | { | |
731 | return __qcom_scm_is_call_available(__scm->dev, QCOM_SCM_SVC_OCMEM, | |
732 | QCOM_SCM_OCMEM_LOCK_CMD); | |
733 | } | |
734 | EXPORT_SYMBOL(qcom_scm_ocmem_lock_available); | |
735 | ||
736 | /** | |
737 | * qcom_scm_ocmem_lock() - call OCMEM lock interface to assign an OCMEM | |
738 | * region to the specified initiator | |
739 | * | |
740 | * @id: tz initiator id | |
741 | * @offset: OCMEM offset | |
742 | * @size: OCMEM size | |
743 | * @mode: access mode (WIDE/NARROW) | |
744 | */ | |
745 | int qcom_scm_ocmem_lock(enum qcom_scm_ocmem_client id, u32 offset, u32 size, | |
746 | u32 mode) | |
747 | { | |
57d3b816 EB |
748 | struct qcom_scm_desc desc = { |
749 | .svc = QCOM_SCM_SVC_OCMEM, | |
750 | .cmd = QCOM_SCM_OCMEM_LOCK_CMD, | |
751 | .args[0] = id, | |
752 | .args[1] = offset, | |
753 | .args[2] = size, | |
754 | .args[3] = mode, | |
755 | .arginfo = QCOM_SCM_ARGS(4), | |
756 | }; | |
757 | ||
758 | return qcom_scm_call(__scm->dev, &desc, NULL); | |
65f0c90b EB |
759 | } |
760 | EXPORT_SYMBOL(qcom_scm_ocmem_lock); | |
761 | ||
762 | /** | |
763 | * qcom_scm_ocmem_unlock() - call OCMEM unlock interface to release an OCMEM | |
764 | * region from the specified initiator | |
765 | * | |
766 | * @id: tz initiator id | |
767 | * @offset: OCMEM offset | |
768 | * @size: OCMEM size | |
769 | */ | |
770 | int qcom_scm_ocmem_unlock(enum qcom_scm_ocmem_client id, u32 offset, u32 size) | |
771 | { | |
57d3b816 EB |
772 | struct qcom_scm_desc desc = { |
773 | .svc = QCOM_SCM_SVC_OCMEM, | |
774 | .cmd = QCOM_SCM_OCMEM_UNLOCK_CMD, | |
775 | .args[0] = id, | |
776 | .args[1] = offset, | |
777 | .args[2] = size, | |
778 | .arginfo = QCOM_SCM_ARGS(3), | |
779 | }; | |
780 | ||
781 | return qcom_scm_call(__scm->dev, &desc, NULL); | |
65f0c90b EB |
782 | } |
783 | EXPORT_SYMBOL(qcom_scm_ocmem_unlock); | |
784 | ||
785 | /** | |
786 | * qcom_scm_hdcp_available() - Check if secure environment supports HDCP. | |
787 | * | |
788 | * Return true if HDCP is supported, false if not. | |
789 | */ | |
790 | bool qcom_scm_hdcp_available(void) | |
791 | { | |
792 | int ret = qcom_scm_clk_enable(); | |
793 | ||
794 | if (ret) | |
795 | return ret; | |
796 | ||
797 | ret = __qcom_scm_is_call_available(__scm->dev, QCOM_SCM_SVC_HDCP, | |
798 | QCOM_SCM_HDCP_INVOKE); | |
799 | ||
800 | qcom_scm_clk_disable(); | |
801 | ||
802 | return ret > 0 ? true : false; | |
803 | } | |
804 | EXPORT_SYMBOL(qcom_scm_hdcp_available); | |
805 | ||
806 | /** | |
807 | * qcom_scm_hdcp_req() - Send HDCP request. | |
808 | * @req: HDCP request array | |
809 | * @req_cnt: HDCP request array count | |
810 | * @resp: response buffer passed to SCM | |
811 | * | |
812 | * Write HDCP register(s) through SCM. | |
813 | */ | |
814 | int qcom_scm_hdcp_req(struct qcom_scm_hdcp_req *req, u32 req_cnt, u32 *resp) | |
815 | { | |
57d3b816 EB |
816 | int ret; |
817 | struct qcom_scm_desc desc = { | |
818 | .svc = QCOM_SCM_SVC_HDCP, | |
819 | .cmd = QCOM_SCM_HDCP_INVOKE, | |
820 | .arginfo = QCOM_SCM_ARGS(10), | |
821 | .args = { | |
822 | req[0].addr, | |
823 | req[0].val, | |
824 | req[1].addr, | |
825 | req[1].val, | |
826 | req[2].addr, | |
827 | req[2].val, | |
828 | req[3].addr, | |
829 | req[3].val, | |
830 | req[4].addr, | |
831 | req[4].val | |
832 | }, | |
833 | .owner = ARM_SMCCC_OWNER_SIP, | |
834 | }; | |
835 | struct qcom_scm_res res; | |
836 | ||
837 | if (req_cnt > QCOM_SCM_HDCP_MAX_REQ_CNT) | |
838 | return -ERANGE; | |
65f0c90b | 839 | |
57d3b816 | 840 | ret = qcom_scm_clk_enable(); |
65f0c90b EB |
841 | if (ret) |
842 | return ret; | |
843 | ||
57d3b816 EB |
844 | ret = qcom_scm_call(__scm->dev, &desc, &res); |
845 | *resp = res.result[0]; | |
846 | ||
65f0c90b | 847 | qcom_scm_clk_disable(); |
57d3b816 | 848 | |
65f0c90b EB |
849 | return ret; |
850 | } | |
851 | EXPORT_SYMBOL(qcom_scm_hdcp_req); | |
852 | ||
853 | int qcom_scm_qsmmu500_wait_safe_toggle(bool en) | |
854 | { | |
57d3b816 EB |
855 | struct qcom_scm_desc desc = { |
856 | .svc = QCOM_SCM_SVC_SMMU_PROGRAM, | |
857 | .cmd = QCOM_SCM_SMMU_CONFIG_ERRATA1, | |
858 | .arginfo = QCOM_SCM_ARGS(2), | |
859 | .args[0] = QCOM_SCM_SMMU_CONFIG_ERRATA1_CLIENT_ALL, | |
860 | .args[1] = en, | |
861 | .owner = ARM_SMCCC_OWNER_SIP, | |
862 | }; | |
863 | ||
864 | ||
865 | return qcom_scm_call_atomic(__scm->dev, &desc, NULL); | |
65f0c90b EB |
866 | } |
867 | EXPORT_SYMBOL(qcom_scm_qsmmu500_wait_safe_toggle); | |
868 | ||
869 | static int qcom_scm_find_dload_address(struct device *dev, u64 *addr) | |
870 | { | |
871 | struct device_node *tcsr; | |
872 | struct device_node *np = dev->of_node; | |
873 | struct resource res; | |
874 | u32 offset; | |
875 | int ret; | |
876 | ||
877 | tcsr = of_parse_phandle(np, "qcom,dload-mode", 0); | |
878 | if (!tcsr) | |
879 | return 0; | |
880 | ||
881 | ret = of_address_to_resource(tcsr, 0, &res); | |
882 | of_node_put(tcsr); | |
883 | if (ret) | |
884 | return ret; | |
885 | ||
886 | ret = of_property_read_u32_index(np, "qcom,dload-mode", 1, &offset); | |
887 | if (ret < 0) | |
888 | return ret; | |
889 | ||
890 | *addr = res.start + offset; | |
891 | ||
892 | return 0; | |
893 | } | |
894 | ||
895 | /** | |
896 | * qcom_scm_is_available() - Checks if SCM is available | |
897 | */ | |
898 | bool qcom_scm_is_available(void) | |
899 | { | |
900 | return !!__scm; | |
901 | } | |
902 | EXPORT_SYMBOL(qcom_scm_is_available); | |
903 | ||
d0f6fa7b AG |
904 | static int qcom_scm_probe(struct platform_device *pdev) |
905 | { | |
906 | struct qcom_scm *scm; | |
ab0822d5 | 907 | unsigned long clks; |
d0f6fa7b AG |
908 | int ret; |
909 | ||
910 | scm = devm_kzalloc(&pdev->dev, sizeof(*scm), GFP_KERNEL); | |
911 | if (!scm) | |
912 | return -ENOMEM; | |
913 | ||
8c1b7dc9 BA |
914 | ret = qcom_scm_find_dload_address(&pdev->dev, &scm->dload_mode_addr); |
915 | if (ret < 0) | |
916 | return ret; | |
917 | ||
ab0822d5 | 918 | clks = (unsigned long)of_device_get_match_data(&pdev->dev); |
60cd420c BA |
919 | |
920 | scm->core_clk = devm_clk_get(&pdev->dev, "core"); | |
921 | if (IS_ERR(scm->core_clk)) { | |
922 | if (PTR_ERR(scm->core_clk) == -EPROBE_DEFER) | |
923 | return PTR_ERR(scm->core_clk); | |
924 | ||
925 | if (clks & SCM_HAS_CORE_CLK) { | |
926 | dev_err(&pdev->dev, "failed to acquire core clk\n"); | |
ed19b86e | 927 | return PTR_ERR(scm->core_clk); |
ab0822d5 | 928 | } |
60cd420c BA |
929 | |
930 | scm->core_clk = NULL; | |
d0f6fa7b AG |
931 | } |
932 | ||
60cd420c BA |
933 | scm->iface_clk = devm_clk_get(&pdev->dev, "iface"); |
934 | if (IS_ERR(scm->iface_clk)) { | |
935 | if (PTR_ERR(scm->iface_clk) == -EPROBE_DEFER) | |
936 | return PTR_ERR(scm->iface_clk); | |
937 | ||
938 | if (clks & SCM_HAS_IFACE_CLK) { | |
939 | dev_err(&pdev->dev, "failed to acquire iface clk\n"); | |
d0f6fa7b AG |
940 | return PTR_ERR(scm->iface_clk); |
941 | } | |
60cd420c BA |
942 | |
943 | scm->iface_clk = NULL; | |
ab0822d5 | 944 | } |
d0f6fa7b | 945 | |
60cd420c BA |
946 | scm->bus_clk = devm_clk_get(&pdev->dev, "bus"); |
947 | if (IS_ERR(scm->bus_clk)) { | |
948 | if (PTR_ERR(scm->bus_clk) == -EPROBE_DEFER) | |
949 | return PTR_ERR(scm->bus_clk); | |
950 | ||
951 | if (clks & SCM_HAS_BUS_CLK) { | |
952 | dev_err(&pdev->dev, "failed to acquire bus clk\n"); | |
d0f6fa7b AG |
953 | return PTR_ERR(scm->bus_clk); |
954 | } | |
60cd420c BA |
955 | |
956 | scm->bus_clk = NULL; | |
d0f6fa7b AG |
957 | } |
958 | ||
dd4fe5b2 BA |
959 | scm->reset.ops = &qcom_scm_pas_reset_ops; |
960 | scm->reset.nr_resets = 1; | |
961 | scm->reset.of_node = pdev->dev.of_node; | |
bd4760ca WY |
962 | ret = devm_reset_controller_register(&pdev->dev, &scm->reset); |
963 | if (ret) | |
964 | return ret; | |
dd4fe5b2 | 965 | |
d0f6fa7b AG |
966 | /* vote for max clk rate for highest performance */ |
967 | ret = clk_set_rate(scm->core_clk, INT_MAX); | |
968 | if (ret) | |
969 | return ret; | |
970 | ||
971 | __scm = scm; | |
972 | __scm->dev = &pdev->dev; | |
973 | ||
6b1751a8 KG |
974 | __qcom_scm_init(); |
975 | ||
8c1b7dc9 BA |
976 | /* |
977 | * If requested enable "download mode", from this point on warmboot | |
978 | * will cause the the boot stages to enter download mode, unless | |
979 | * disabled below by a clean shutdown/reboot. | |
980 | */ | |
981 | if (download_mode) | |
982 | qcom_scm_set_download_mode(true); | |
983 | ||
d0f6fa7b AG |
984 | return 0; |
985 | } | |
986 | ||
8c1b7dc9 BA |
987 | static void qcom_scm_shutdown(struct platform_device *pdev) |
988 | { | |
989 | /* Clean shutdown, disable download mode to allow normal restart */ | |
990 | if (download_mode) | |
991 | qcom_scm_set_download_mode(false); | |
992 | } | |
993 | ||
d0f6fa7b | 994 | static const struct of_device_id qcom_scm_dt_match[] = { |
ab0822d5 | 995 | { .compatible = "qcom,scm-apq8064", |
b58a2d31 | 996 | /* FIXME: This should have .data = (void *) SCM_HAS_CORE_CLK */ |
ab0822d5 | 997 | }, |
60cd420c BA |
998 | { .compatible = "qcom,scm-apq8084", .data = (void *)(SCM_HAS_CORE_CLK | |
999 | SCM_HAS_IFACE_CLK | | |
1000 | SCM_HAS_BUS_CLK) | |
ab0822d5 | 1001 | }, |
60cd420c BA |
1002 | { .compatible = "qcom,scm-ipq4019" }, |
1003 | { .compatible = "qcom,scm-msm8660", .data = (void *) SCM_HAS_CORE_CLK }, | |
1004 | { .compatible = "qcom,scm-msm8960", .data = (void *) SCM_HAS_CORE_CLK }, | |
1005 | { .compatible = "qcom,scm-msm8916", .data = (void *)(SCM_HAS_CORE_CLK | | |
1006 | SCM_HAS_IFACE_CLK | | |
1007 | SCM_HAS_BUS_CLK) | |
53e51b4a | 1008 | }, |
60cd420c BA |
1009 | { .compatible = "qcom,scm-msm8974", .data = (void *)(SCM_HAS_CORE_CLK | |
1010 | SCM_HAS_IFACE_CLK | | |
1011 | SCM_HAS_BUS_CLK) | |
ab0822d5 | 1012 | }, |
60cd420c BA |
1013 | { .compatible = "qcom,scm-msm8996" }, |
1014 | { .compatible = "qcom,scm" }, | |
d0f6fa7b AG |
1015 | {} |
1016 | }; | |
1017 | ||
d0f6fa7b AG |
1018 | static struct platform_driver qcom_scm_driver = { |
1019 | .driver = { | |
1020 | .name = "qcom_scm", | |
1021 | .of_match_table = qcom_scm_dt_match, | |
1022 | }, | |
1023 | .probe = qcom_scm_probe, | |
8c1b7dc9 | 1024 | .shutdown = qcom_scm_shutdown, |
d0f6fa7b AG |
1025 | }; |
1026 | ||
1027 | static int __init qcom_scm_init(void) | |
1028 | { | |
d0f6fa7b AG |
1029 | return platform_driver_register(&qcom_scm_driver); |
1030 | } | |
6c8e99d8 | 1031 | subsys_initcall(qcom_scm_init); |