projects / linux-2.6-block.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Merge tag 'for-linus-6.6-1' of https://github.com/cminyard/linux-ipmi
[linux-2.6-block.git] / drivers / edac / mpc85xx_edac.c
CommitLineData
a9a753d5 1/*
775c503f 2 * Freescale MPC85xx Memory Controller kernel module
a9a753d5 3 *
c92132f5
CL		 4 * Parts Copyrighted (c) 2013 by Freescale Semiconductor, Inc.
5 *
a9a753d5
DJ		 6 * Author: Dave Jiang <djiang@mvista.com>
7 *
8 * 2006-2007 (c) MontaVista Software, Inc. This file is licensed under
9 * the terms of the GNU General Public License version 2. This program
10 * is licensed "as is" without any warranty of any kind, whether express
11 * or implied.
12 *
13 */
14#include <linux/module.h>
15#include <linux/init.h>
a9a753d5
DJ		 16#include <linux/interrupt.h>
17#include <linux/ctype.h>
18#include <linux/io.h>
19#include <linux/mod_devicetable.h>
20#include <linux/edac.h>
60be7551 21#include <linux/smp.h>
5a0e3ad6 22#include <linux/gfp.h>
666db563 23#include <linux/fsl/edac.h>
a9a753d5 24
408d8088 25#include <linux/of.h>
4177ab22
ME		 26#include <linux/of_address.h>
27#include <linux/of_irq.h>
a9a753d5 28#include "edac_module.h"
a9a753d5 29#include "mpc85xx_edac.h"
ea2eb9a8 30#include "fsl_ddr_edac.h"
a9a753d5
DJ		 31
32static int edac_dev_idx;
0616fb00 33#ifdef CONFIG_PCI
a9a753d5 34static int edac_pci_idx;
0616fb00 35#endif
a9a753d5
DJ		 36
37/*
38 * PCI Err defines
39 */
40#ifdef CONFIG_PCI
41static u32 orig_pci_err_cap_dr;
42static u32 orig_pci_err_en;
43#endif
44
45static u32 orig_l2_err_disable;
a9a753d5 46
a9a753d5
DJ		 47/**************************** PCI Err device ***************************/
48#ifdef CONFIG_PCI
49
50static void mpc85xx_pci_check(struct edac_pci_ctl_info *pci)
51{
52 struct mpc85xx_pci_pdata *pdata = pci->pvt_info;
53 u32 err_detect;
54
55 err_detect = in_be32(pdata->pci_vbase + MPC85XX_PCI_ERR_DR);
56
57 /* master aborts can happen during PCI config cycles */
58 if (!(err_detect & ~(PCI_EDE_MULTI_ERR | PCI_EDE_MST_ABRT))) {
59 out_be32(pdata->pci_vbase + MPC85XX_PCI_ERR_DR, err_detect);
60 return;
61 }
62
88857ebe
YS		 63 pr_err("PCI error(s) detected\n");
64 pr_err("PCI/X ERR_DR register: %#08x\n", err_detect);
a9a753d5 65
88857ebe 66 pr_err("PCI/X ERR_ATTRIB register: %#08x\n",
a9a753d5 67 in_be32(pdata->pci_vbase + MPC85XX_PCI_ERR_ATTRIB));
88857ebe 68 pr_err("PCI/X ERR_ADDR register: %#08x\n",
a9a753d5 69 in_be32(pdata->pci_vbase + MPC85XX_PCI_ERR_ADDR));
88857ebe 70 pr_err("PCI/X ERR_EXT_ADDR register: %#08x\n",
a9a753d5 71 in_be32(pdata->pci_vbase + MPC85XX_PCI_ERR_EXT_ADDR));
88857ebe 72 pr_err("PCI/X ERR_DL register: %#08x\n",
a9a753d5 73 in_be32(pdata->pci_vbase + MPC85XX_PCI_ERR_DL));
88857ebe 74 pr_err("PCI/X ERR_DH register: %#08x\n",
a9a753d5
DJ		 75 in_be32(pdata->pci_vbase + MPC85XX_PCI_ERR_DH));
76
77 /* clear error bits */
78 out_be32(pdata->pci_vbase + MPC85XX_PCI_ERR_DR, err_detect);
79
80 if (err_detect & PCI_EDE_PERR_MASK)
81 edac_pci_handle_pe(pci, pci->ctl_name);
82
83 if ((err_detect & ~PCI_EDE_MULTI_ERR) & ~PCI_EDE_PERR_MASK)
84 edac_pci_handle_npe(pci, pci->ctl_name);
85}
86
c92132f5
CL		 87static void mpc85xx_pcie_check(struct edac_pci_ctl_info *pci)
88{
89 struct mpc85xx_pci_pdata *pdata = pci->pvt_info;
6fa06b0d 90 u32 err_detect, err_cap_stat;
c92132f5
CL		 91
92 err_detect = in_be32(pdata->pci_vbase + MPC85XX_PCI_ERR_DR);
6fa06b0d 93 err_cap_stat = in_be32(pdata->pci_vbase + MPC85XX_PCI_GAS_TIMR);
c92132f5
CL		 94
95 pr_err("PCIe error(s) detected\n");
96 pr_err("PCIe ERR_DR register: 0x%08x\n", err_detect);
6fa06b0d 97 pr_err("PCIe ERR_CAP_STAT register: 0x%08x\n", err_cap_stat);
c92132f5
CL		 98 pr_err("PCIe ERR_CAP_R0 register: 0x%08x\n",
99 in_be32(pdata->pci_vbase + MPC85XX_PCIE_ERR_CAP_R0));
100 pr_err("PCIe ERR_CAP_R1 register: 0x%08x\n",
101 in_be32(pdata->pci_vbase + MPC85XX_PCIE_ERR_CAP_R1));
102 pr_err("PCIe ERR_CAP_R2 register: 0x%08x\n",
103 in_be32(pdata->pci_vbase + MPC85XX_PCIE_ERR_CAP_R2));
104 pr_err("PCIe ERR_CAP_R3 register: 0x%08x\n",
105 in_be32(pdata->pci_vbase + MPC85XX_PCIE_ERR_CAP_R3));
106
107 /* clear error bits */
108 out_be32(pdata->pci_vbase + MPC85XX_PCI_ERR_DR, err_detect);
6fa06b0d
TH		 109
110 /* reset error capture */
111 out_be32(pdata->pci_vbase + MPC85XX_PCI_GAS_TIMR, err_cap_stat | 0x1);
c92132f5
CL		 112}
113
114static int mpc85xx_pcie_find_capability(struct device_node *np)
115{
116 struct pci_controller *hose;
117
118 if (!np)
119 return -EINVAL;
120
121 hose = pci_find_hose_for_OF_device(np);
122
123 return early_find_capability(hose, 0, 0, PCI_CAP_ID_EXP);
124}
125
a9a753d5
DJ		 126static irqreturn_t mpc85xx_pci_isr(int irq, void *dev_id)
127{
128 struct edac_pci_ctl_info *pci = dev_id;
129 struct mpc85xx_pci_pdata *pdata = pci->pvt_info;
130 u32 err_detect;
131
132 err_detect = in_be32(pdata->pci_vbase + MPC85XX_PCI_ERR_DR);
133
134 if (!err_detect)
135 return IRQ_NONE;
136
c92132f5
CL		 137 if (pdata->is_pcie)
138 mpc85xx_pcie_check(pci);
139 else
140 mpc85xx_pci_check(pci);
a9a753d5
DJ		 141
142 return IRQ_HANDLED;
143}
144
666db563 145static int mpc85xx_pci_err_probe(struct platform_device *op)
a9a753d5
DJ		 146{
147 struct edac_pci_ctl_info *pci;
148 struct mpc85xx_pci_pdata *pdata;
666db563
SW		 149 struct mpc85xx_edac_pci_plat_data *plat_data;
150 struct device_node *of_node;
f87bd330 151 struct resource r;
a9a753d5
DJ		 152 int res = 0;
153
f87bd330 154 if (!devres_open_group(&op->dev, mpc85xx_pci_err_probe, GFP_KERNEL))
a9a753d5
DJ		 155 return -ENOMEM;
156
157 pci = edac_pci_alloc_ctl_info(sizeof(*pdata), "mpc85xx_pci_err");
158 if (!pci)
159 return -ENOMEM;
160
905e75c4
JH		 161 /* make sure error reporting method is sane */
162 switch (edac_op_state) {
163 case EDAC_OPSTATE_POLL:
164 case EDAC_OPSTATE_INT:
165 break;
166 default:
167 edac_op_state = EDAC_OPSTATE_INT;
168 break;
169 }
170
a9a753d5
DJ		 171 pdata = pci->pvt_info;
172 pdata->name = "mpc85xx_pci_err";
c92132f5 173
666db563
SW		 174 plat_data = op->dev.platform_data;
175 if (!plat_data) {
176 dev_err(&op->dev, "no platform data");
177 res = -ENXIO;
178 goto err;
179 }
180 of_node = plat_data->of_node;
181
182 if (mpc85xx_pcie_find_capability(of_node) > 0)
c92132f5
CL		 183 pdata->is_pcie = true;
184
f87bd330
DJ		 185 dev_set_drvdata(&op->dev, pci);
186 pci->dev = &op->dev;
a9a753d5
DJ		 187 pci->mod_name = EDAC_MOD_STR;
188 pci->ctl_name = pdata->name;
031d5518 189 pci->dev_name = dev_name(&op->dev);
a9a753d5 190
c92132f5
CL		 191 if (edac_op_state == EDAC_OPSTATE_POLL) {
192 if (pdata->is_pcie)
193 pci->edac_check = mpc85xx_pcie_check;
194 else
195 pci->edac_check = mpc85xx_pci_check;
196 }
a9a753d5
DJ		 197
198 pdata->edac_idx = edac_pci_idx++;
199
666db563 200 res = of_address_to_resource(of_node, 0, &r);
f87bd330 201 if (res) {
88857ebe 202 pr_err("%s: Unable to get resource for PCI err regs\n", __func__);
a9a753d5
DJ		 203 goto err;
204 }
205
f87bd330
DJ		 206 /* we only need the error registers */
207 r.start += 0xe00;
208
66ed3f75
HS		 209 if (!devm_request_mem_region(&op->dev, r.start, resource_size(&r),
210 pdata->name)) {
88857ebe 211 pr_err("%s: Error while requesting mem region\n", __func__);
a9a753d5
DJ		 212 res = -EBUSY;
213 goto err;
214 }
215
66ed3f75 216 pdata->pci_vbase = devm_ioremap(&op->dev, r.start, resource_size(&r));
a9a753d5 217 if (!pdata->pci_vbase) {
88857ebe 218 pr_err("%s: Unable to setup PCI err regs\n", __func__);
a9a753d5
DJ		 219 res = -ENOMEM;
220 goto err;
221 }
222
c92132f5
CL		 223 if (pdata->is_pcie) {
224 orig_pci_err_cap_dr =
225 in_be32(pdata->pci_vbase + MPC85XX_PCI_ERR_ADDR);
226 out_be32(pdata->pci_vbase + MPC85XX_PCI_ERR_ADDR, ~0);
227 orig_pci_err_en =
228 in_be32(pdata->pci_vbase + MPC85XX_PCI_ERR_EN);
229 out_be32(pdata->pci_vbase + MPC85XX_PCI_ERR_EN, 0);
230 } else {
231 orig_pci_err_cap_dr =
232 in_be32(pdata->pci_vbase + MPC85XX_PCI_ERR_CAP_DR);
233
234 /* PCI master abort is expected during config cycles */
235 out_be32(pdata->pci_vbase + MPC85XX_PCI_ERR_CAP_DR, 0x40);
236
237 orig_pci_err_en =
238 in_be32(pdata->pci_vbase + MPC85XX_PCI_ERR_EN);
239
240 /* disable master abort reporting */
241 out_be32(pdata->pci_vbase + MPC85XX_PCI_ERR_EN, ~0x40);
242 }
a9a753d5
DJ		 243
244 /* clear error bits */
245 out_be32(pdata->pci_vbase + MPC85XX_PCI_ERR_DR, ~0);
246
6fa06b0d
TH		 247 /* reset error capture */
248 out_be32(pdata->pci_vbase + MPC85XX_PCI_GAS_TIMR, 0x1);
249
a9a753d5 250 if (edac_pci_add_device(pci, pdata->edac_idx) > 0) {
956b9ba1 251 edac_dbg(3, "failed edac_pci_add_device()\n");
a9a753d5
DJ		 252 goto err;
253 }
254
255 if (edac_op_state == EDAC_OPSTATE_INT) {
666db563 256 pdata->irq = irq_of_parse_and_map(of_node, 0);
f87bd330 257 res = devm_request_irq(&op->dev, pdata->irq,
c92132f5 258 mpc85xx_pci_isr,
e245e3b2 259 IRQF_SHARED,
a9a753d5
DJ		 260 "[EDAC] PCI err", pci);
261 if (res < 0) {
88857ebe
YS		 262 pr_err("%s: Unable to request irq %d for MPC85xx PCI err\n",
263 __func__, pdata->irq);
f87bd330 264 irq_dispose_mapping(pdata->irq);
a9a753d5
DJ		 265 res = -ENODEV;
266 goto err2;
267 }
268
88857ebe 269 pr_info(EDAC_MOD_STR " acquired irq %d for PCI Err\n",
a9a753d5
DJ		 270 pdata->irq);
271 }
272
c92132f5
CL		 273 if (pdata->is_pcie) {
274 /*
275 * Enable all PCIe error interrupt & error detect except invalid
276 * PEX_CONFIG_ADDR/PEX_CONFIG_DATA access interrupt generation
277 * enable bit and invalid PEX_CONFIG_ADDR/PEX_CONFIG_DATA access
278 * detection enable bit. Because PCIe bus code to initialize and
279 * configure these PCIe devices on booting will use some invalid
280 * PEX_CONFIG_ADDR/PEX_CONFIG_DATA, edac driver prints the much
281 * notice information. So disable this detect to fix ugly print.
282 */
283 out_be32(pdata->pci_vbase + MPC85XX_PCI_ERR_EN, ~0
284 & ~PEX_ERR_ICCAIE_EN_BIT);
285 out_be32(pdata->pci_vbase + MPC85XX_PCI_ERR_ADDR, 0
286 | PEX_ERR_ICCAD_DISR_BIT);
287 }
288
f87bd330 289 devres_remove_group(&op->dev, mpc85xx_pci_err_probe);
956b9ba1 290 edac_dbg(3, "success\n");
88857ebe 291 pr_info(EDAC_MOD_STR " PCI err registered\n");
a9a753d5
DJ		 292
293 return 0;
294
295err2:
f87bd330 296 edac_pci_del_device(&op->dev);
a9a753d5
DJ		 297err:
298 edac_pci_free_ctl_info(pci);
f87bd330 299 devres_release_group(&op->dev, mpc85xx_pci_err_probe);
a9a753d5
DJ		 300 return res;
301}
302
27bda205
YJ		 303static int mpc85xx_pci_err_remove(struct platform_device *op)
304{
305 struct edac_pci_ctl_info *pci = dev_get_drvdata(&op->dev);
306 struct mpc85xx_pci_pdata *pdata = pci->pvt_info;
307
308 edac_dbg(0, "\n");
309
310 out_be32(pdata->pci_vbase + MPC85XX_PCI_ERR_ADDR, orig_pci_err_cap_dr);
311 out_be32(pdata->pci_vbase + MPC85XX_PCI_ERR_EN, orig_pci_err_en);
312
313 edac_pci_del_device(&op->dev);
314 edac_pci_free_ctl_info(pci);
315
316 return 0;
317}
318
666db563
SW		 319static const struct platform_device_id mpc85xx_pci_err_match[] = {
320 {
321 .name = "mpc85xx-pci-edac"
322 },
323 {}
324};
325
326static struct platform_driver mpc85xx_pci_err_driver = {
327 .probe = mpc85xx_pci_err_probe,
27bda205 328 .remove = mpc85xx_pci_err_remove,
666db563
SW		 329 .id_table = mpc85xx_pci_err_match,
330 .driver = {
331 .name = "mpc85xx_pci_err",
332 .suppress_bind_attrs = true,
333 },
334};
a9a753d5
DJ		 335#endif /* CONFIG_PCI */
336
337/**************************** L2 Err device ***************************/
338
339/************************ L2 SYSFS parts ***********************************/
340
341static ssize_t mpc85xx_l2_inject_data_hi_show(struct edac_device_ctl_info
342 *edac_dev, char *data)
343{
344 struct mpc85xx_l2_pdata *pdata = edac_dev->pvt_info;
345 return sprintf(data, "0x%08x",
346 in_be32(pdata->l2_vbase + MPC85XX_L2_ERRINJHI));
347}
348
349static ssize_t mpc85xx_l2_inject_data_lo_show(struct edac_device_ctl_info
350 *edac_dev, char *data)
351{
352 struct mpc85xx_l2_pdata *pdata = edac_dev->pvt_info;
353 return sprintf(data, "0x%08x",
354 in_be32(pdata->l2_vbase + MPC85XX_L2_ERRINJLO));
355}
356
357static ssize_t mpc85xx_l2_inject_ctrl_show(struct edac_device_ctl_info
358 *edac_dev, char *data)
359{
360 struct mpc85xx_l2_pdata *pdata = edac_dev->pvt_info;
361 return sprintf(data, "0x%08x",
362 in_be32(pdata->l2_vbase + MPC85XX_L2_ERRINJCTL));
363}
364
365static ssize_t mpc85xx_l2_inject_data_hi_store(struct edac_device_ctl_info
366 *edac_dev, const char *data,
367 size_t count)
368{
369 struct mpc85xx_l2_pdata *pdata = edac_dev->pvt_info;
370 if (isdigit(*data)) {
371 out_be32(pdata->l2_vbase + MPC85XX_L2_ERRINJHI,
372 simple_strtoul(data, NULL, 0));
373 return count;
374 }
375 return 0;
376}
377
378static ssize_t mpc85xx_l2_inject_data_lo_store(struct edac_device_ctl_info
379 *edac_dev, const char *data,
380 size_t count)
381{
382 struct mpc85xx_l2_pdata *pdata = edac_dev->pvt_info;
383 if (isdigit(*data)) {
384 out_be32(pdata->l2_vbase + MPC85XX_L2_ERRINJLO,
385 simple_strtoul(data, NULL, 0));
386 return count;
387 }
388 return 0;
389}
390
391static ssize_t mpc85xx_l2_inject_ctrl_store(struct edac_device_ctl_info
392 *edac_dev, const char *data,
393 size_t count)
394{
395 struct mpc85xx_l2_pdata *pdata = edac_dev->pvt_info;
396 if (isdigit(*data)) {
397 out_be32(pdata->l2_vbase + MPC85XX_L2_ERRINJCTL,
398 simple_strtoul(data, NULL, 0));
399 return count;
400 }
401 return 0;
402}
403
404static struct edac_dev_sysfs_attribute mpc85xx_l2_sysfs_attributes[] = {
405 {
406 .attr = {
407 .name = "inject_data_hi",
408 .mode = (S_IRUGO | S_IWUSR)
409 },
410 .show = mpc85xx_l2_inject_data_hi_show,
411 .store = mpc85xx_l2_inject_data_hi_store},
412 {
413 .attr = {
414 .name = "inject_data_lo",
415 .mode = (S_IRUGO | S_IWUSR)
416 },
417 .show = mpc85xx_l2_inject_data_lo_show,
418 .store = mpc85xx_l2_inject_data_lo_store},
419 {
420 .attr = {
421 .name = "inject_ctrl",
422 .mode = (S_IRUGO | S_IWUSR)
423 },
424 .show = mpc85xx_l2_inject_ctrl_show,
425 .store = mpc85xx_l2_inject_ctrl_store},
426
427 /* End of list */
428 {
429 .attr = {.name = NULL}
430 }
431};
432
433static void mpc85xx_set_l2_sysfs_attributes(struct edac_device_ctl_info
434 *edac_dev)
435{
436 edac_dev->sysfs_attributes = mpc85xx_l2_sysfs_attributes;
437}
438
439/***************************** L2 ops ***********************************/
440
441static void mpc85xx_l2_check(struct edac_device_ctl_info *edac_dev)
442{
443 struct mpc85xx_l2_pdata *pdata = edac_dev->pvt_info;
444 u32 err_detect;
445
446 err_detect = in_be32(pdata->l2_vbase + MPC85XX_L2_ERRDET);
447
448 if (!(err_detect & L2_EDE_MASK))
449 return;
450
88857ebe
YS		 451 pr_err("ECC Error in CPU L2 cache\n");
452 pr_err("L2 Error Detect Register: 0x%08x\n", err_detect);
453 pr_err("L2 Error Capture Data High Register: 0x%08x\n",
a9a753d5 454 in_be32(pdata->l2_vbase + MPC85XX_L2_CAPTDATAHI));
88857ebe 455 pr_err("L2 Error Capture Data Lo Register: 0x%08x\n",
a9a753d5 456 in_be32(pdata->l2_vbase + MPC85XX_L2_CAPTDATALO));
88857ebe 457 pr_err("L2 Error Syndrome Register: 0x%08x\n",
a9a753d5 458 in_be32(pdata->l2_vbase + MPC85XX_L2_CAPTECC));
88857ebe 459 pr_err("L2 Error Attributes Capture Register: 0x%08x\n",
a9a753d5 460 in_be32(pdata->l2_vbase + MPC85XX_L2_ERRATTR));
88857ebe 461 pr_err("L2 Error Address Capture Register: 0x%08x\n",
a9a753d5
DJ		 462 in_be32(pdata->l2_vbase + MPC85XX_L2_ERRADDR));
463
464 /* clear error detect register */
465 out_be32(pdata->l2_vbase + MPC85XX_L2_ERRDET, err_detect);
466
467 if (err_detect & L2_EDE_CE_MASK)
468 edac_device_handle_ce(edac_dev, 0, 0, edac_dev->ctl_name);
469
470 if (err_detect & L2_EDE_UE_MASK)
471 edac_device_handle_ue(edac_dev, 0, 0, edac_dev->ctl_name);
472}
473
474static irqreturn_t mpc85xx_l2_isr(int irq, void *dev_id)
475{
476 struct edac_device_ctl_info *edac_dev = dev_id;
477 struct mpc85xx_l2_pdata *pdata = edac_dev->pvt_info;
478 u32 err_detect;
479
480 err_detect = in_be32(pdata->l2_vbase + MPC85XX_L2_ERRDET);
481
482 if (!(err_detect & L2_EDE_MASK))
483 return IRQ_NONE;
484
485 mpc85xx_l2_check(edac_dev);
486
487 return IRQ_HANDLED;
488}
489
9b3c6e85 490static int mpc85xx_l2_err_probe(struct platform_device *op)
a9a753d5
DJ		 491{
492 struct edac_device_ctl_info *edac_dev;
493 struct mpc85xx_l2_pdata *pdata;
494 struct resource r;
495 int res;
496
497 if (!devres_open_group(&op->dev, mpc85xx_l2_err_probe, GFP_KERNEL))
498 return -ENOMEM;
499
500 edac_dev = edac_device_alloc_ctl_info(sizeof(*pdata),
501 "cpu", 1, "L", 1, 2, NULL, 0,
502 edac_dev_idx);
503 if (!edac_dev) {
504 devres_release_group(&op->dev, mpc85xx_l2_err_probe);
505 return -ENOMEM;
506 }
507
508 pdata = edac_dev->pvt_info;
509 pdata->name = "mpc85xx_l2_err";
a9a753d5
DJ		 510 edac_dev->dev = &op->dev;
511 dev_set_drvdata(edac_dev->dev, edac_dev);
512 edac_dev->ctl_name = pdata->name;
513 edac_dev->dev_name = pdata->name;
514
a26f95fe 515 res = of_address_to_resource(op->dev.of_node, 0, &r);
a9a753d5 516 if (res) {
88857ebe 517 pr_err("%s: Unable to get resource for L2 err regs\n", __func__);
a9a753d5
DJ		 518 goto err;
519 }
520
521 /* we only need the error registers */
522 r.start += 0xe00;
523
28f65c11
JP		 524 if (!devm_request_mem_region(&op->dev, r.start, resource_size(&r),
525 pdata->name)) {
88857ebe 526 pr_err("%s: Error while requesting mem region\n", __func__);
a9a753d5
DJ		 527 res = -EBUSY;
528 goto err;
529 }
530
28f65c11 531 pdata->l2_vbase = devm_ioremap(&op->dev, r.start, resource_size(&r));
a9a753d5 532 if (!pdata->l2_vbase) {
88857ebe 533 pr_err("%s: Unable to setup L2 err regs\n", __func__);
a9a753d5
DJ		 534 res = -ENOMEM;
535 goto err;
536 }
537
538 out_be32(pdata->l2_vbase + MPC85XX_L2_ERRDET, ~0);
539
540 orig_l2_err_disable = in_be32(pdata->l2_vbase + MPC85XX_L2_ERRDIS);
541
542 /* clear the err_dis */
543 out_be32(pdata->l2_vbase + MPC85XX_L2_ERRDIS, 0);
544
545 edac_dev->mod_name = EDAC_MOD_STR;
546
547 if (edac_op_state == EDAC_OPSTATE_POLL)
548 edac_dev->edac_check = mpc85xx_l2_check;
549
550 mpc85xx_set_l2_sysfs_attributes(edac_dev);
551
552 pdata->edac_idx = edac_dev_idx++;
553
554 if (edac_device_add_device(edac_dev) > 0) {
956b9ba1 555 edac_dbg(3, "failed edac_device_add_device()\n");
a9a753d5
DJ		 556 goto err;
557 }
558
559 if (edac_op_state == EDAC_OPSTATE_INT) {
a26f95fe 560 pdata->irq = irq_of_parse_and_map(op->dev.of_node, 0);
a9a753d5 561 res = devm_request_irq(&op->dev, pdata->irq,
a18c3f16 562 mpc85xx_l2_isr, IRQF_SHARED,
a9a753d5
DJ		 563 "[EDAC] L2 err", edac_dev);
564 if (res < 0) {
88857ebe
YS		 565 pr_err("%s: Unable to request irq %d for MPC85xx L2 err\n",
566 __func__, pdata->irq);
a9a753d5
DJ		 567 irq_dispose_mapping(pdata->irq);
568 res = -ENODEV;
569 goto err2;
570 }
571
88857ebe 572 pr_info(EDAC_MOD_STR " acquired irq %d for L2 Err\n", pdata->irq);
a9a753d5
DJ		 573
574 edac_dev->op_state = OP_RUNNING_INTERRUPT;
575
576 out_be32(pdata->l2_vbase + MPC85XX_L2_ERRINTEN, L2_EIE_MASK);
577 }
578
579 devres_remove_group(&op->dev, mpc85xx_l2_err_probe);
580
956b9ba1 581 edac_dbg(3, "success\n");
88857ebe 582 pr_info(EDAC_MOD_STR " L2 err registered\n");
a9a753d5
DJ		 583
584 return 0;
585
586err2:
587 edac_device_del_device(&op->dev);
588err:
589 devres_release_group(&op->dev, mpc85xx_l2_err_probe);
590 edac_device_free_ctl_info(edac_dev);
591 return res;
592}
593
2dc11581 594static int mpc85xx_l2_err_remove(struct platform_device *op)
a9a753d5
DJ		 595{
596 struct edac_device_ctl_info *edac_dev = dev_get_drvdata(&op->dev);
597 struct mpc85xx_l2_pdata *pdata = edac_dev->pvt_info;
598
956b9ba1 599 edac_dbg(0, "\n");
a9a753d5
DJ		 600
601 if (edac_op_state == EDAC_OPSTATE_INT) {
602 out_be32(pdata->l2_vbase + MPC85XX_L2_ERRINTEN, 0);
603 irq_dispose_mapping(pdata->irq);
604 }
605
606 out_be32(pdata->l2_vbase + MPC85XX_L2_ERRDIS, orig_l2_err_disable);
607 edac_device_del_device(&op->dev);
608 edac_device_free_ctl_info(edac_dev);
609 return 0;
610}
611
1afaa055 612static const struct of_device_id mpc85xx_l2_err_of_match[] = {
29d6cf26
KG		 613 { .compatible = "fsl,mpc8536-l2-cache-controller", },
614 { .compatible = "fsl,mpc8540-l2-cache-controller", },
615 { .compatible = "fsl,mpc8541-l2-cache-controller", },
616 { .compatible = "fsl,mpc8544-l2-cache-controller", },
617 { .compatible = "fsl,mpc8548-l2-cache-controller", },
618 { .compatible = "fsl,mpc8555-l2-cache-controller", },
619 { .compatible = "fsl,mpc8560-l2-cache-controller", },
620 { .compatible = "fsl,mpc8568-l2-cache-controller", },
cd1542c8 621 { .compatible = "fsl,mpc8569-l2-cache-controller", },
29d6cf26 622 { .compatible = "fsl,mpc8572-l2-cache-controller", },
cd1542c8
AV		 623 { .compatible = "fsl,p1020-l2-cache-controller", },
624 { .compatible = "fsl,p1021-l2-cache-controller", },
a014554e 625 { .compatible = "fsl,p2020-l2-cache-controller", },
321d17c1 626 { .compatible = "fsl,t2080-l2-cache-controller", },
a9a753d5
DJ		 627 {},
628};
952e1c66 629MODULE_DEVICE_TABLE(of, mpc85xx_l2_err_of_match);
a9a753d5 630
00006124 631static struct platform_driver mpc85xx_l2_err_driver = {
a9a753d5
DJ		 632 .probe = mpc85xx_l2_err_probe,
633 .remove = mpc85xx_l2_err_remove,
634 .driver = {
4018294b 635 .name = "mpc85xx_l2_err",
4018294b
GL		 636 .of_match_table = mpc85xx_l2_err_of_match,
637 },
a9a753d5
DJ		 638};
639
1afaa055 640static const struct of_device_id mpc85xx_mc_err_of_match[] = {
29d6cf26
KG		 641 { .compatible = "fsl,mpc8536-memory-controller", },
642 { .compatible = "fsl,mpc8540-memory-controller", },
643 { .compatible = "fsl,mpc8541-memory-controller", },
644 { .compatible = "fsl,mpc8544-memory-controller", },
645 { .compatible = "fsl,mpc8548-memory-controller", },
646 { .compatible = "fsl,mpc8555-memory-controller", },
647 { .compatible = "fsl,mpc8560-memory-controller", },
648 { .compatible = "fsl,mpc8568-memory-controller", },
5528e229 649 { .compatible = "fsl,mpc8569-memory-controller", },
29d6cf26 650 { .compatible = "fsl,mpc8572-memory-controller", },
b4846251 651 { .compatible = "fsl,mpc8349-memory-controller", },
cd1542c8
AV		 652 { .compatible = "fsl,p1020-memory-controller", },
653 { .compatible = "fsl,p1021-memory-controller", },
a014554e 654 { .compatible = "fsl,p2020-memory-controller", },
86f9a433 655 { .compatible = "fsl,qoriq-memory-controller", },
a9a753d5
DJ		 656 {},
657};
952e1c66 658MODULE_DEVICE_TABLE(of, mpc85xx_mc_err_of_match);
a9a753d5 659
00006124 660static struct platform_driver mpc85xx_mc_err_driver = {
d43a9fb2
YS		 661 .probe = fsl_mc_err_probe,
662 .remove = fsl_mc_err_remove,
a9a753d5 663 .driver = {
4018294b 664 .name = "mpc85xx_mc_err",
4018294b
GL		 665 .of_match_table = mpc85xx_mc_err_of_match,
666 },
a9a753d5
DJ		 667};
668
d54051f1
TR		 669static struct platform_driver * const drivers[] = {
670 &mpc85xx_mc_err_driver,
671 &mpc85xx_l2_err_driver,
666db563
SW		 672#ifdef CONFIG_PCI
673 &mpc85xx_pci_err_driver,
674#endif
d54051f1
TR		 675};
676
a9a753d5
DJ		 677static int __init mpc85xx_mc_init(void)
678{
679 int res = 0;
f2b59ac6 680 u32 __maybe_unused pvr = 0;
a9a753d5 681
88857ebe 682 pr_info("Freescale(R) MPC85xx EDAC driver, (C) 2006 Montavista Software\n");
a9a753d5
DJ		 683
684 /* make sure error reporting method is sane */
685 switch (edac_op_state) {
686 case EDAC_OPSTATE_POLL:
687 case EDAC_OPSTATE_INT:
688 break;
689 default:
690 edac_op_state = EDAC_OPSTATE_INT;
691 break;
692 }
693
d54051f1 694 res = platform_register_drivers(drivers, ARRAY_SIZE(drivers));
a9a753d5 695 if (res)
88857ebe 696 pr_warn(EDAC_MOD_STR "drivers fail to register\n");
a9a753d5 697
a9a753d5
DJ		 698 return 0;
699}
700
701module_init(mpc85xx_mc_init);
702
703static void __exit mpc85xx_mc_exit(void)
704{
d54051f1 705 platform_unregister_drivers(drivers, ARRAY_SIZE(drivers));
a9a753d5
DJ		 706}
707
708module_exit(mpc85xx_mc_exit);
709
710MODULE_LICENSE("GPL");
711MODULE_AUTHOR("Montavista Software, Inc.");
712module_param(edac_op_state, int, 0444);
371b27f2 713MODULE_PARM_DESC(edac_op_state, "EDAC Error Reporting state: 0=Poll, 2=Interrupt");
Linux 6.x block layer and io_uring tree(s)