Commit | Line | Data |
---|---|---|
cfe40fdb DT |
1 | /* |
2 | * AMD64 class Memory Controller kernel module | |
3 | * | |
4 | * Copyright (c) 2009 SoftwareBitMaker. | |
1a8bc770 | 5 | * Copyright (c) 2009-15 Advanced Micro Devices, Inc. |
cfe40fdb DT |
6 | * |
7 | * This file may be distributed under the terms of the | |
8 | * GNU General Public License. | |
cfe40fdb DT |
9 | */ |
10 | ||
11 | #include <linux/module.h> | |
12 | #include <linux/ctype.h> | |
13 | #include <linux/init.h> | |
14 | #include <linux/pci.h> | |
15 | #include <linux/pci_ids.h> | |
16 | #include <linux/slab.h> | |
17 | #include <linux/mmzone.h> | |
18 | #include <linux/edac.h> | |
1bd9900b | 19 | #include <asm/cpu_device_id.h> |
f9431992 | 20 | #include <asm/msr.h> |
78d88e8a | 21 | #include "edac_module.h" |
47ca08a4 | 22 | #include "mce_amd.h" |
cfe40fdb | 23 | |
24f9a7fe BP |
24 | #define amd64_info(fmt, arg...) \ |
25 | edac_printk(KERN_INFO, "amd64", fmt, ##arg) | |
26 | ||
24f9a7fe | 27 | #define amd64_warn(fmt, arg...) \ |
5246c540 | 28 | edac_printk(KERN_WARNING, "amd64", "Warning: " fmt, ##arg) |
24f9a7fe BP |
29 | |
30 | #define amd64_err(fmt, arg...) \ | |
5246c540 | 31 | edac_printk(KERN_ERR, "amd64", "Error: " fmt, ##arg) |
24f9a7fe BP |
32 | |
33 | #define amd64_mc_warn(mci, fmt, arg...) \ | |
34 | edac_mc_chipset_printk(mci, KERN_WARNING, "amd64", fmt, ##arg) | |
35 | ||
36 | #define amd64_mc_err(mci, fmt, arg...) \ | |
37 | edac_mc_chipset_printk(mci, KERN_ERR, "amd64", fmt, ##arg) | |
cfe40fdb DT |
38 | |
39 | /* | |
40 | * Throughout the comments in this code, the following terms are used: | |
41 | * | |
42 | * SysAddr, DramAddr, and InputAddr | |
43 | * | |
44 | * These terms come directly from the amd64 documentation | |
45 | * (AMD publication #26094). They are defined as follows: | |
46 | * | |
47 | * SysAddr: | |
48 | * This is a physical address generated by a CPU core or a device | |
49 | * doing DMA. If generated by a CPU core, a SysAddr is the result of | |
50 | * a virtual to physical address translation by the CPU core's address | |
51 | * translation mechanism (MMU). | |
52 | * | |
53 | * DramAddr: | |
54 | * A DramAddr is derived from a SysAddr by subtracting an offset that | |
55 | * depends on which node the SysAddr maps to and whether the SysAddr | |
56 | * is within a range affected by memory hoisting. The DRAM Base | |
57 | * (section 3.4.4.1) and DRAM Limit (section 3.4.4.2) registers | |
58 | * determine which node a SysAddr maps to. | |
59 | * | |
60 | * If the DRAM Hole Address Register (DHAR) is enabled and the SysAddr | |
61 | * is within the range of addresses specified by this register, then | |
62 | * a value x from the DHAR is subtracted from the SysAddr to produce a | |
63 | * DramAddr. Here, x represents the base address for the node that | |
64 | * the SysAddr maps to plus an offset due to memory hoisting. See | |
65 | * section 3.4.8 and the comments in amd64_get_dram_hole_info() and | |
66 | * sys_addr_to_dram_addr() below for more information. | |
67 | * | |
68 | * If the SysAddr is not affected by the DHAR then a value y is | |
69 | * subtracted from the SysAddr to produce a DramAddr. Here, y is the | |
70 | * base address for the node that the SysAddr maps to. See section | |
71 | * 3.4.4 and the comments in sys_addr_to_dram_addr() below for more | |
72 | * information. | |
73 | * | |
74 | * InputAddr: | |
75 | * A DramAddr is translated to an InputAddr before being passed to the | |
76 | * memory controller for the node that the DramAddr is associated | |
77 | * with. The memory controller then maps the InputAddr to a csrow. | |
78 | * If node interleaving is not in use, then the InputAddr has the same | |
79 | * value as the DramAddr. Otherwise, the InputAddr is produced by | |
80 | * discarding the bits used for node interleaving from the DramAddr. | |
81 | * See section 3.4.4 for more information. | |
82 | * | |
83 | * The memory controller for a given node uses its DRAM CS Base and | |
84 | * DRAM CS Mask registers to map an InputAddr to a csrow. See | |
85 | * sections 3.5.4 and 3.5.5 for more information. | |
86 | */ | |
87 | ||
e62d2ca9 | 88 | #define EDAC_AMD64_VERSION "3.5.0" |
cfe40fdb DT |
89 | #define EDAC_MOD_STR "amd64_edac" |
90 | ||
91 | /* Extended Model from CPUID, for CPU Revision numbers */ | |
1433eb99 BP |
92 | #define K8_REV_D 1 |
93 | #define K8_REV_E 2 | |
94 | #define K8_REV_F 4 | |
cfe40fdb DT |
95 | |
96 | /* Hardware limit on ChipSelect rows per MC and processors per system */ | |
7f19bf75 BP |
97 | #define NUM_CHIPSELECTS 8 |
98 | #define DRAM_RANGES 8 | |
cfe40fdb | 99 | |
f6d6ae96 BP |
100 | #define ON true |
101 | #define OFF false | |
cfe40fdb DT |
102 | |
103 | /* | |
104 | * PCI-defined configuration space registers | |
105 | */ | |
df71a053 BP |
106 | #define PCI_DEVICE_ID_AMD_15H_NB_F1 0x1601 |
107 | #define PCI_DEVICE_ID_AMD_15H_NB_F2 0x1602 | |
a597d2a5 AG |
108 | #define PCI_DEVICE_ID_AMD_15H_M30H_NB_F1 0x141b |
109 | #define PCI_DEVICE_ID_AMD_15H_M30H_NB_F2 0x141c | |
110 | #define PCI_DEVICE_ID_AMD_15H_M60H_NB_F1 0x1571 | |
111 | #define PCI_DEVICE_ID_AMD_15H_M60H_NB_F2 0x1572 | |
94c1acf2 AG |
112 | #define PCI_DEVICE_ID_AMD_16H_NB_F1 0x1531 |
113 | #define PCI_DEVICE_ID_AMD_16H_NB_F2 0x1532 | |
85a8885b AG |
114 | #define PCI_DEVICE_ID_AMD_16H_M30H_NB_F1 0x1581 |
115 | #define PCI_DEVICE_ID_AMD_16H_M30H_NB_F2 0x1582 | |
f1cbbec9 YG |
116 | #define PCI_DEVICE_ID_AMD_17H_DF_F0 0x1460 |
117 | #define PCI_DEVICE_ID_AMD_17H_DF_F6 0x1466 | |
8960de4a MJ |
118 | #define PCI_DEVICE_ID_AMD_17H_M10H_DF_F0 0x15e8 |
119 | #define PCI_DEVICE_ID_AMD_17H_M10H_DF_F6 0x15ee | |
6e846239 YG |
120 | #define PCI_DEVICE_ID_AMD_17H_M30H_DF_F0 0x1490 |
121 | #define PCI_DEVICE_ID_AMD_17H_M30H_DF_F6 0x1496 | |
cfe40fdb DT |
122 | |
123 | /* | |
124 | * Function 1 - Address Map | |
125 | */ | |
7f19bf75 BP |
126 | #define DRAM_BASE_LO 0x40 |
127 | #define DRAM_LIMIT_LO 0x44 | |
128 | ||
18b94f66 AG |
129 | /* |
130 | * F15 M30h D18F1x2[1C:00] | |
131 | */ | |
132 | #define DRAM_CONT_BASE 0x200 | |
133 | #define DRAM_CONT_LIMIT 0x204 | |
134 | ||
135 | /* | |
136 | * F15 M30h D18F1x2[4C:40] | |
137 | */ | |
138 | #define DRAM_CONT_HIGH_OFF 0x240 | |
139 | ||
151fa71c BP |
140 | #define dram_rw(pvt, i) ((u8)(pvt->ranges[i].base.lo & 0x3)) |
141 | #define dram_intlv_sel(pvt, i) ((u8)((pvt->ranges[i].lim.lo >> 8) & 0x7)) | |
142 | #define dram_dst_node(pvt, i) ((u8)(pvt->ranges[i].lim.lo & 0x7)) | |
7f19bf75 | 143 | |
bc21fa57 | 144 | #define DHAR 0xf0 |
c8e518d5 BP |
145 | #define dhar_mem_hoist_valid(pvt) ((pvt)->dhar & BIT(1)) |
146 | #define dhar_base(pvt) ((pvt)->dhar & 0xff000000) | |
147 | #define k8_dhar_offset(pvt) (((pvt)->dhar & 0x0000ff00) << 16) | |
cfe40fdb | 148 | |
cfe40fdb | 149 | /* NOTE: Extra mask bit vs K8 */ |
c8e518d5 | 150 | #define f10_dhar_offset(pvt) (((pvt)->dhar & 0x0000ff80) << 16) |
cfe40fdb | 151 | |
b2b0c605 | 152 | #define DCT_CFG_SEL 0x10C |
cfe40fdb | 153 | |
c1ae6830 | 154 | #define DRAM_LOCAL_NODE_BASE 0x120 |
f08e457c BP |
155 | #define DRAM_LOCAL_NODE_LIM 0x124 |
156 | ||
7f19bf75 BP |
157 | #define DRAM_BASE_HI 0x140 |
158 | #define DRAM_LIMIT_HI 0x144 | |
cfe40fdb DT |
159 | |
160 | ||
161 | /* | |
162 | * Function 2 - DRAM controller | |
163 | */ | |
11c75ead BP |
164 | #define DCSB0 0x40 |
165 | #define DCSB1 0x140 | |
166 | #define DCSB_CS_ENABLE BIT(0) | |
cfe40fdb | 167 | |
11c75ead BP |
168 | #define DCSM0 0x60 |
169 | #define DCSM1 0x160 | |
cfe40fdb | 170 | |
11c75ead | 171 | #define csrow_enabled(i, dct, pvt) ((pvt)->csels[(dct)].csbases[(i)] & DCSB_CS_ENABLE) |
cfe40fdb | 172 | |
a597d2a5 AG |
173 | #define DRAM_CONTROL 0x78 |
174 | ||
cfe40fdb DT |
175 | #define DBAM0 0x80 |
176 | #define DBAM1 0x180 | |
177 | ||
178 | /* Extract the DIMM 'type' on the i'th DIMM from the DBAM reg value passed */ | |
0a5dfc31 | 179 | #define DBAM_DIMM(i, reg) ((((reg) >> (4*(i)))) & 0xF) |
cfe40fdb DT |
180 | |
181 | #define DBAM_MAX_VALUE 11 | |
182 | ||
cb328507 BP |
183 | #define DCLR0 0x90 |
184 | #define DCLR1 0x190 | |
cfe40fdb | 185 | #define REVE_WIDTH_128 BIT(16) |
41d8bfab | 186 | #define WIDTH_128 BIT(11) |
cfe40fdb | 187 | |
cb328507 BP |
188 | #define DCHR0 0x94 |
189 | #define DCHR1 0x194 | |
1433eb99 | 190 | #define DDR3_MODE BIT(8) |
cfe40fdb | 191 | |
78da121e | 192 | #define DCT_SEL_LO 0x110 |
78da121e BP |
193 | #define dct_high_range_enabled(pvt) ((pvt)->dct_sel_lo & BIT(0)) |
194 | #define dct_interleave_enabled(pvt) ((pvt)->dct_sel_lo & BIT(2)) | |
cb328507 | 195 | |
78da121e | 196 | #define dct_ganging_enabled(pvt) ((boot_cpu_data.x86 == 0x10) && ((pvt)->dct_sel_lo & BIT(4))) |
cb328507 | 197 | |
78da121e | 198 | #define dct_data_intlv_enabled(pvt) ((pvt)->dct_sel_lo & BIT(5)) |
78da121e | 199 | #define dct_memory_cleared(pvt) ((pvt)->dct_sel_lo & BIT(10)) |
cfe40fdb | 200 | |
95b0ef55 BP |
201 | #define SWAP_INTLV_REG 0x10c |
202 | ||
78da121e | 203 | #define DCT_SEL_HI 0x114 |
cfe40fdb | 204 | |
da92110d | 205 | #define F15H_M60H_SCRCTRL 0x1C8 |
8051c0af YG |
206 | #define F17H_SCR_BASE_ADDR 0x48 |
207 | #define F17H_SCR_LIMIT_ADDR 0x4C | |
da92110d | 208 | |
cfe40fdb DT |
209 | /* |
210 | * Function 3 - Misc Control | |
211 | */ | |
c9f4f26e | 212 | #define NBCTL 0x40 |
cfe40fdb | 213 | |
a97fa68e BP |
214 | #define NBCFG 0x44 |
215 | #define NBCFG_CHIPKILL BIT(23) | |
216 | #define NBCFG_ECC_ENABLE BIT(22) | |
cfe40fdb | 217 | |
5980bb9c | 218 | /* F3x48: NBSL */ |
cfe40fdb | 219 | #define F10_NBSL_EXT_ERR_ECC 0x8 |
5980bb9c | 220 | #define NBSL_PP_OBS 0x2 |
cfe40fdb | 221 | |
5980bb9c | 222 | #define SCRCTRL 0x58 |
cfe40fdb DT |
223 | |
224 | #define F10_ONLINE_SPARE 0xB0 | |
614ec9d8 BP |
225 | #define online_spare_swap_done(pvt, c) (((pvt)->online_spare >> (1 + 2 * (c))) & 0x1) |
226 | #define online_spare_bad_dramcs(pvt, c) (((pvt)->online_spare >> (4 + 4 * (c))) & 0x7) | |
cfe40fdb DT |
227 | |
228 | #define F10_NB_ARRAY_ADDR 0xB8 | |
6e71a870 | 229 | #define F10_NB_ARRAY_DRAM BIT(31) |
cfe40fdb DT |
230 | |
231 | /* Bits [2:1] are used to select 16-byte section within a 64-byte cacheline */ | |
6e71a870 | 232 | #define SET_NB_ARRAY_ADDR(section) (((section) & 0x3) << 1) |
cfe40fdb DT |
233 | |
234 | #define F10_NB_ARRAY_DATA 0xBC | |
66fed2d4 | 235 | #define F10_NB_ARR_ECC_WR_REQ BIT(17) |
6e71a870 BP |
236 | #define SET_NB_DRAM_INJECTION_WRITE(inj) \ |
237 | (BIT(((inj.word) & 0xF) + 20) | \ | |
66fed2d4 | 238 | F10_NB_ARR_ECC_WR_REQ | inj.bit_map) |
6e71a870 BP |
239 | #define SET_NB_DRAM_INJECTION_READ(inj) \ |
240 | (BIT(((inj.word) & 0xF) + 20) | \ | |
241 | BIT(16) | inj.bit_map) | |
242 | ||
cfe40fdb | 243 | |
5980bb9c BP |
244 | #define NBCAP 0xE8 |
245 | #define NBCAP_CHIPKILL BIT(4) | |
246 | #define NBCAP_SECDED BIT(3) | |
247 | #define NBCAP_DCT_DUAL BIT(0) | |
cfe40fdb | 248 | |
ad6a32e9 BP |
249 | #define EXT_NB_MCA_CFG 0x180 |
250 | ||
f6d6ae96 | 251 | /* MSRs */ |
5980bb9c | 252 | #define MSR_MCGCTL_NBE BIT(4) |
cfe40fdb | 253 | |
b64ce7cd YG |
254 | /* F17h */ |
255 | ||
256 | /* F0: */ | |
257 | #define DF_DHAR 0x104 | |
258 | ||
196b79fc | 259 | /* UMC CH register offsets */ |
b64ce7cd YG |
260 | #define UMCCH_BASE_ADDR 0x0 |
261 | #define UMCCH_ADDR_MASK 0x20 | |
07ed82ef | 262 | #define UMCCH_ADDR_CFG 0x30 |
b64ce7cd | 263 | #define UMCCH_DIMM_CFG 0x80 |
07ed82ef | 264 | #define UMCCH_UMC_CFG 0x100 |
196b79fc | 265 | #define UMCCH_SDP_CTRL 0x104 |
b64ce7cd | 266 | #define UMCCH_ECC_CTRL 0x14C |
07ed82ef YG |
267 | #define UMCCH_ECC_BAD_SYMBOL 0xD90 |
268 | #define UMCCH_UMC_CAP 0xDF0 | |
196b79fc YG |
269 | #define UMCCH_UMC_CAP_HI 0xDF4 |
270 | ||
271 | /* UMC CH bitfields */ | |
b64ce7cd | 272 | #define UMC_ECC_CHIPKILL_CAP BIT(31) |
196b79fc | 273 | #define UMC_ECC_ENABLED BIT(30) |
b64ce7cd | 274 | |
196b79fc YG |
275 | #define UMC_SDP_INIT BIT(31) |
276 | ||
b2b0c605 | 277 | enum amd_families { |
cfe40fdb DT |
278 | K8_CPUS = 0, |
279 | F10_CPUS, | |
b2b0c605 | 280 | F15_CPUS, |
18b94f66 | 281 | F15_M30H_CPUS, |
a597d2a5 | 282 | F15_M60H_CPUS, |
94c1acf2 | 283 | F16_CPUS, |
85a8885b | 284 | F16_M30H_CPUS, |
f1cbbec9 | 285 | F17_CPUS, |
8960de4a | 286 | F17_M10H_CPUS, |
6e846239 | 287 | F17_M30H_CPUS, |
b2b0c605 | 288 | NUM_FAMILIES, |
cfe40fdb DT |
289 | }; |
290 | ||
cfe40fdb DT |
291 | /* Error injection control structure */ |
292 | struct error_injection { | |
66fed2d4 BP |
293 | u32 section; |
294 | u32 word; | |
295 | u32 bit_map; | |
cfe40fdb DT |
296 | }; |
297 | ||
7f19bf75 BP |
298 | /* low and high part of PCI config space regs */ |
299 | struct reg_pair { | |
300 | u32 lo, hi; | |
301 | }; | |
302 | ||
303 | /* | |
304 | * See F1x[1, 0][7C:40] DRAM Base/Limit Registers | |
305 | */ | |
306 | struct dram_range { | |
307 | struct reg_pair base; | |
308 | struct reg_pair lim; | |
309 | }; | |
310 | ||
11c75ead BP |
311 | /* A DCT chip selects collection */ |
312 | struct chip_select { | |
313 | u32 csbases[NUM_CHIPSELECTS]; | |
314 | u8 b_cnt; | |
315 | ||
316 | u32 csmasks[NUM_CHIPSELECTS]; | |
317 | u8 m_cnt; | |
318 | }; | |
319 | ||
f1cbbec9 | 320 | struct amd64_umc { |
b64ce7cd | 321 | u32 dimm_cfg; /* DIMM Configuration reg */ |
07ed82ef | 322 | u32 umc_cfg; /* Configuration reg */ |
f1cbbec9 | 323 | u32 sdp_ctrl; /* SDP Control reg */ |
b64ce7cd | 324 | u32 ecc_ctrl; /* DRAM ECC Control reg */ |
07ed82ef | 325 | u32 umc_cap_hi; /* Capabilities High reg */ |
f1cbbec9 YG |
326 | }; |
327 | ||
cfe40fdb | 328 | struct amd64_pvt { |
b8cfa02f BP |
329 | struct low_ops *ops; |
330 | ||
cfe40fdb | 331 | /* pci_device handles which we utilize */ |
936fc3af | 332 | struct pci_dev *F0, *F1, *F2, *F3, *F6; |
cfe40fdb | 333 | |
c7e5301a | 334 | u16 mc_node_id; /* MC index of this MC node */ |
18b94f66 | 335 | u8 fam; /* CPU family */ |
a4b4bedc BP |
336 | u8 model; /* ... model */ |
337 | u8 stepping; /* ... stepping */ | |
338 | ||
cfe40fdb | 339 | int ext_model; /* extended model value of this node */ |
cfe40fdb DT |
340 | int channel_count; |
341 | ||
342 | /* Raw registers */ | |
343 | u32 dclr0; /* DRAM Configuration Low DCT0 reg */ | |
344 | u32 dclr1; /* DRAM Configuration Low DCT1 reg */ | |
345 | u32 dchr0; /* DRAM Configuration High DCT0 reg */ | |
346 | u32 dchr1; /* DRAM Configuration High DCT1 reg */ | |
347 | u32 nbcap; /* North Bridge Capabilities */ | |
348 | u32 nbcfg; /* F10 North Bridge Configuration */ | |
349 | u32 ext_nbcfg; /* Extended F10 North Bridge Configuration */ | |
350 | u32 dhar; /* DRAM Hoist reg */ | |
351 | u32 dbam0; /* DRAM Base Address Mapping reg for DCT0 */ | |
352 | u32 dbam1; /* DRAM Base Address Mapping reg for DCT1 */ | |
353 | ||
8de9930a BP |
354 | /* one for each DCT */ |
355 | struct chip_select csels[2]; | |
cfe40fdb | 356 | |
7f19bf75 BP |
357 | /* DRAM base and limit pairs F1x[78,70,68,60,58,50,48,40] */ |
358 | struct dram_range ranges[DRAM_RANGES]; | |
cfe40fdb | 359 | |
cfe40fdb DT |
360 | u64 top_mem; /* top of memory below 4GB */ |
361 | u64 top_mem2; /* top of memory above 4GB */ | |
362 | ||
78da121e BP |
363 | u32 dct_sel_lo; /* DRAM Controller Select Low */ |
364 | u32 dct_sel_hi; /* DRAM Controller Select High */ | |
b2b0c605 | 365 | u32 online_spare; /* On-Line spare Reg */ |
cfe40fdb | 366 | |
7835961d | 367 | /* x4, x8, or x16 syndromes in use */ |
a3b7db09 | 368 | u8 ecc_sym_sz; |
ad6a32e9 | 369 | |
cfe40fdb DT |
370 | /* place to store error injection parameters prior to issue */ |
371 | struct error_injection injection; | |
a597d2a5 AG |
372 | |
373 | /* cache the dram_type */ | |
374 | enum mem_type dram_type; | |
f1cbbec9 YG |
375 | |
376 | struct amd64_umc *umc; /* UMC registers */ | |
ae7bb7c6 BP |
377 | }; |
378 | ||
33ca0643 BP |
379 | enum err_codes { |
380 | DECODE_OK = 0, | |
381 | ERR_NODE = -1, | |
382 | ERR_CSROW = -2, | |
383 | ERR_CHANNEL = -3, | |
713ad546 YG |
384 | ERR_SYND = -4, |
385 | ERR_NORM_ADDR = -5, | |
33ca0643 BP |
386 | }; |
387 | ||
388 | struct err_info { | |
389 | int err_code; | |
390 | struct mem_ctl_info *src_mci; | |
391 | int csrow; | |
392 | int channel; | |
393 | u16 syndrome; | |
394 | u32 page; | |
395 | u32 offset; | |
396 | }; | |
397 | ||
196b79fc YG |
398 | static inline u32 get_umc_base(u8 channel) |
399 | { | |
bdcee774 YG |
400 | /* chY: 0xY50000 */ |
401 | return 0x50000 + (channel << 20); | |
196b79fc YG |
402 | } |
403 | ||
c7e5301a | 404 | static inline u64 get_dram_base(struct amd64_pvt *pvt, u8 i) |
7f19bf75 BP |
405 | { |
406 | u64 addr = ((u64)pvt->ranges[i].base.lo & 0xffff0000) << 8; | |
407 | ||
408 | if (boot_cpu_data.x86 == 0xf) | |
409 | return addr; | |
410 | ||
411 | return (((u64)pvt->ranges[i].base.hi & 0x000000ff) << 40) | addr; | |
412 | } | |
413 | ||
c7e5301a | 414 | static inline u64 get_dram_limit(struct amd64_pvt *pvt, u8 i) |
7f19bf75 BP |
415 | { |
416 | u64 lim = (((u64)pvt->ranges[i].lim.lo & 0xffff0000) << 8) | 0x00ffffff; | |
417 | ||
418 | if (boot_cpu_data.x86 == 0xf) | |
419 | return lim; | |
420 | ||
421 | return (((u64)pvt->ranges[i].lim.hi & 0x000000ff) << 40) | lim; | |
422 | } | |
423 | ||
f192c7b1 BP |
424 | static inline u16 extract_syndrome(u64 status) |
425 | { | |
426 | return ((status >> 47) & 0xff) | ((status >> 16) & 0xff00); | |
427 | } | |
428 | ||
18b94f66 AG |
429 | static inline u8 dct_sel_interleave_addr(struct amd64_pvt *pvt) |
430 | { | |
431 | if (pvt->fam == 0x15 && pvt->model >= 0x30) | |
432 | return (((pvt->dct_sel_hi >> 9) & 0x1) << 2) | | |
433 | ((pvt->dct_sel_lo >> 6) & 0x3); | |
434 | ||
435 | return ((pvt)->dct_sel_lo >> 6) & 0x3; | |
436 | } | |
ae7bb7c6 BP |
437 | /* |
438 | * per-node ECC settings descriptor | |
439 | */ | |
440 | struct ecc_settings { | |
441 | u32 old_nbctl; | |
442 | bool nbctl_valid; | |
443 | ||
cfe40fdb | 444 | struct flags { |
d95cf4de BP |
445 | unsigned long nb_mce_enable:1; |
446 | unsigned long nb_ecc_prev:1; | |
cfe40fdb DT |
447 | } flags; |
448 | }; | |
449 | ||
7d6034d3 | 450 | #ifdef CONFIG_EDAC_DEBUG |
e339f1ec | 451 | extern const struct attribute_group amd64_edac_dbg_group; |
7d6034d3 DT |
452 | #endif |
453 | ||
454 | #ifdef CONFIG_EDAC_AMD64_ERROR_INJECTION | |
e339f1ec | 455 | extern const struct attribute_group amd64_edac_inj_group; |
7d6034d3 DT |
456 | #endif |
457 | ||
cfe40fdb DT |
458 | /* |
459 | * Each of the PCI Device IDs types have their own set of hardware accessor | |
460 | * functions and per device encoding/decoding logic. | |
461 | */ | |
462 | struct low_ops { | |
1433eb99 | 463 | int (*early_channel_count) (struct amd64_pvt *pvt); |
f192c7b1 | 464 | void (*map_sysaddr_to_csrow) (struct mem_ctl_info *mci, u64 sys_addr, |
33ca0643 | 465 | struct err_info *); |
a597d2a5 AG |
466 | int (*dbam_to_cs) (struct amd64_pvt *pvt, u8 dct, |
467 | unsigned cs_mode, int cs_mask_nr); | |
cfe40fdb DT |
468 | }; |
469 | ||
470 | struct amd64_family_type { | |
471 | const char *ctl_name; | |
f1cbbec9 | 472 | u16 f0_id, f1_id, f2_id, f6_id; |
cfe40fdb DT |
473 | struct low_ops ops; |
474 | }; | |
475 | ||
66fed2d4 BP |
476 | int __amd64_read_pci_cfg_dword(struct pci_dev *pdev, int offset, |
477 | u32 *val, const char *func); | |
b2b0c605 BP |
478 | int __amd64_write_pci_cfg_dword(struct pci_dev *pdev, int offset, |
479 | u32 val, const char *func); | |
6ba5dcdc | 480 | |
b2b0c605 BP |
481 | #define amd64_read_pci_cfg(pdev, offset, val) \ |
482 | __amd64_read_pci_cfg_dword(pdev, offset, val, __func__) | |
6ba5dcdc | 483 | |
b2b0c605 BP |
484 | #define amd64_write_pci_cfg(pdev, offset, val) \ |
485 | __amd64_write_pci_cfg_dword(pdev, offset, val, __func__) | |
6ba5dcdc | 486 | |
cfe40fdb DT |
487 | int amd64_get_dram_hole_info(struct mem_ctl_info *mci, u64 *hole_base, |
488 | u64 *hole_offset, u64 *hole_size); | |
c5608759 MCC |
489 | |
490 | #define to_mci(k) container_of(k, struct mem_ctl_info, dev) | |
66fed2d4 BP |
491 | |
492 | /* Injection helpers */ | |
493 | static inline void disable_caches(void *dummy) | |
494 | { | |
495 | write_cr0(read_cr0() | X86_CR0_CD); | |
496 | wbinvd(); | |
497 | } | |
498 | ||
499 | static inline void enable_caches(void *dummy) | |
500 | { | |
501 | write_cr0(read_cr0() & ~X86_CR0_CD); | |
502 | } | |
18b94f66 AG |
503 | |
504 | static inline u8 dram_intlv_en(struct amd64_pvt *pvt, unsigned int i) | |
505 | { | |
506 | if (pvt->fam == 0x15 && pvt->model >= 0x30) { | |
507 | u32 tmp; | |
508 | amd64_read_pci_cfg(pvt->F1, DRAM_CONT_LIMIT, &tmp); | |
509 | return (u8) tmp & 0xF; | |
510 | } | |
511 | return (u8) (pvt->ranges[i].base.lo >> 8) & 0x7; | |
512 | } | |
513 | ||
514 | static inline u8 dhar_valid(struct amd64_pvt *pvt) | |
515 | { | |
516 | if (pvt->fam == 0x15 && pvt->model >= 0x30) { | |
517 | u32 tmp; | |
518 | amd64_read_pci_cfg(pvt->F1, DRAM_CONT_BASE, &tmp); | |
519 | return (tmp >> 1) & BIT(0); | |
520 | } | |
521 | return (pvt)->dhar & BIT(0); | |
522 | } | |
523 | ||
524 | static inline u32 dct_sel_baseaddr(struct amd64_pvt *pvt) | |
525 | { | |
526 | if (pvt->fam == 0x15 && pvt->model >= 0x30) { | |
527 | u32 tmp; | |
528 | amd64_read_pci_cfg(pvt->F1, DRAM_CONT_BASE, &tmp); | |
529 | return (tmp >> 11) & 0x1FFF; | |
530 | } | |
531 | return (pvt)->dct_sel_lo & 0xFFFFF800; | |
532 | } |