[linux-2.6-block.git] / drivers / edac / altera_edac.c

/*
 *  Copyright Altera Corporation (C) 2014-2015. All rights reserved.
 *  Copyright 2011-2012 Calxeda, Inc.
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms and conditions of the GNU General Public License,
 * version 2, as published by the Free Software Foundation.
 *
 * This program is distributed in the hope it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 *
 * You should have received a copy of the GNU General Public License along with
 * this program.  If not, see <http://www.gnu.org/licenses/>.
 *
 * Adapted from the highbank_mc_edac driver.
 */

#include <linux/ctype.h>
#include <linux/edac.h>
#include <linux/interrupt.h>
#include <linux/kernel.h>
#include <linux/mfd/syscon.h>
#include <linux/of_platform.h>
#include <linux/platform_device.h>
#include <linux/regmap.h>
#include <linux/types.h>
#include <linux/uaccess.h>

#include "altera_edac.h"
#include "edac_core.h"
#include "edac_module.h"

#define EDAC_MOD_STR		"altera_edac"
#define EDAC_VERSION		"1"

static const struct altr_sdram_prv_data c5_data = {
	.ecc_ctrl_offset    = CV_CTLCFG_OFST,
	.ecc_ctl_en_mask    = CV_CTLCFG_ECC_AUTO_EN,
	.ecc_stat_offset    = CV_DRAMSTS_OFST,
	.ecc_stat_ce_mask   = CV_DRAMSTS_SBEERR,
	.ecc_stat_ue_mask   = CV_DRAMSTS_DBEERR,
	.ecc_saddr_offset   = CV_ERRADDR_OFST,
	.ecc_daddr_offset   = CV_ERRADDR_OFST,
	.ecc_cecnt_offset   = CV_SBECOUNT_OFST,
	.ecc_uecnt_offset   = CV_DBECOUNT_OFST,
	.ecc_irq_en_offset  = CV_DRAMINTR_OFST,
	.ecc_irq_en_mask    = CV_DRAMINTR_INTREN,
	.ecc_irq_clr_offset = CV_DRAMINTR_OFST,
	.ecc_irq_clr_mask   = (CV_DRAMINTR_INTRCLR | CV_DRAMINTR_INTREN),
	.ecc_cnt_rst_offset = CV_DRAMINTR_OFST,
	.ecc_cnt_rst_mask   = CV_DRAMINTR_INTRCLR,
	.ce_ue_trgr_offset  = CV_CTLCFG_OFST,
	.ce_set_mask        = CV_CTLCFG_GEN_SB_ERR,
	.ue_set_mask        = CV_CTLCFG_GEN_DB_ERR,
};

static const struct altr_sdram_prv_data a10_data = {
	.ecc_ctrl_offset    = A10_ECCCTRL1_OFST,
	.ecc_ctl_en_mask    = A10_ECCCTRL1_ECC_EN,
	.ecc_stat_offset    = A10_INTSTAT_OFST,
	.ecc_stat_ce_mask   = A10_INTSTAT_SBEERR,
	.ecc_stat_ue_mask   = A10_INTSTAT_DBEERR,
	.ecc_saddr_offset   = A10_SERRADDR_OFST,
	.ecc_daddr_offset   = A10_DERRADDR_OFST,
	.ecc_irq_en_offset  = A10_ERRINTEN_OFST,
	.ecc_irq_en_mask    = A10_ECC_IRQ_EN_MASK,
	.ecc_irq_clr_offset = A10_INTSTAT_OFST,
	.ecc_irq_clr_mask   = (A10_INTSTAT_SBEERR | A10_INTSTAT_DBEERR),
	.ecc_cnt_rst_offset = A10_ECCCTRL1_OFST,
	.ecc_cnt_rst_mask   = A10_ECC_CNT_RESET_MASK,
	.ce_ue_trgr_offset  = A10_DIAGINTTEST_OFST,
	.ce_set_mask        = A10_DIAGINT_TSERRA_MASK,
	.ue_set_mask        = A10_DIAGINT_TDERRA_MASK,
};

static irqreturn_t altr_sdram_mc_err_handler(int irq, void *dev_id)
{
	struct mem_ctl_info *mci = dev_id;
	struct altr_sdram_mc_data *drvdata = mci->pvt_info;
	const struct altr_sdram_prv_data *priv = drvdata->data;
	u32 status, err_count = 1, err_addr;

	regmap_read(drvdata->mc_vbase, priv->ecc_stat_offset, &status);

	if (status & priv->ecc_stat_ue_mask) {
		regmap_read(drvdata->mc_vbase, priv->ecc_daddr_offset,
			    &err_addr);
		if (priv->ecc_uecnt_offset)
			regmap_read(drvdata->mc_vbase, priv->ecc_uecnt_offset,
				    &err_count);
		panic("\nEDAC: [%d Uncorrectable errors @ 0x%08X]\n",
		      err_count, err_addr);
	}
	if (status & priv->ecc_stat_ce_mask) {
		regmap_read(drvdata->mc_vbase, priv->ecc_saddr_offset,
			    &err_addr);
		if (priv->ecc_uecnt_offset)
			regmap_read(drvdata->mc_vbase,  priv->ecc_cecnt_offset,
				    &err_count);
		edac_mc_handle_error(HW_EVENT_ERR_CORRECTED, mci, err_count,
				     err_addr >> PAGE_SHIFT,
				     err_addr & ~PAGE_MASK, 0,
				     0, 0, -1, mci->ctl_name, "");
		/* Clear IRQ to resume */
		regmap_write(drvdata->mc_vbase,	priv->ecc_irq_clr_offset,
			     priv->ecc_irq_clr_mask);

		return IRQ_HANDLED;
	}
	return IRQ_NONE;
}

static ssize_t altr_sdr_mc_err_inject_write(struct file *file,
					    const char __user *data,
					    size_t count, loff_t *ppos)
{
	struct mem_ctl_info *mci = file->private_data;
	struct altr_sdram_mc_data *drvdata = mci->pvt_info;
	const struct altr_sdram_prv_data *priv = drvdata->data;
	u32 *ptemp;
	dma_addr_t dma_handle;
	u32 reg, read_reg;

	ptemp = dma_alloc_coherent(mci->pdev, 16, &dma_handle, GFP_KERNEL);
	if (!ptemp) {
		dma_free_coherent(mci->pdev, 16, ptemp, dma_handle);
		edac_printk(KERN_ERR, EDAC_MC,
			    "Inject: Buffer Allocation error\n");
		return -ENOMEM;
	}

	regmap_read(drvdata->mc_vbase, priv->ce_ue_trgr_offset,
		    &read_reg);
	read_reg &= ~(priv->ce_set_mask | priv->ue_set_mask);

	/* Error are injected by writing a word while the SBE or DBE
	 * bit in the CTLCFG register is set. Reading the word will
	 * trigger the SBE or DBE error and the corresponding IRQ.
	 */
	if (count == 3) {
		edac_printk(KERN_ALERT, EDAC_MC,
			    "Inject Double bit error\n");
		regmap_write(drvdata->mc_vbase, priv->ce_ue_trgr_offset,
			     (read_reg | priv->ue_set_mask));
	} else {
		edac_printk(KERN_ALERT, EDAC_MC,
			    "Inject Single bit error\n");
		regmap_write(drvdata->mc_vbase,	priv->ce_ue_trgr_offset,
			     (read_reg | priv->ce_set_mask));
	}

	ptemp[0] = 0x5A5A5A5A;
	ptemp[1] = 0xA5A5A5A5;

	/* Clear the error injection bits */
	regmap_write(drvdata->mc_vbase,	priv->ce_ue_trgr_offset, read_reg);
	/* Ensure it has been written out */
	wmb();

	/*
	 * To trigger the error, we need to read the data back
	 * (the data was written with errors above).
	 * The ACCESS_ONCE macros and printk are used to prevent the
	 * the compiler optimizing these reads out.
	 */
	reg = ACCESS_ONCE(ptemp[0]);
	read_reg = ACCESS_ONCE(ptemp[1]);
	/* Force Read */
	rmb();

	edac_printk(KERN_ALERT, EDAC_MC, "Read Data [0x%X, 0x%X]\n",
		    reg, read_reg);

	dma_free_coherent(mci->pdev, 16, ptemp, dma_handle);

	return count;
}

static const struct file_operations altr_sdr_mc_debug_inject_fops = {
	.open = simple_open,
	.write = altr_sdr_mc_err_inject_write,
	.llseek = generic_file_llseek,
};

static void altr_sdr_mc_create_debugfs_nodes(struct mem_ctl_info *mci)
{
	if (!IS_ENABLED(CONFIG_EDAC_DEBUG))
		return;

	if (!mci->debugfs)
		return;

	edac_debugfs_create_file("inject_ctrl", S_IWUSR, mci->debugfs, mci,
				 &altr_sdr_mc_debug_inject_fops);
}

/* Get total memory size from Open Firmware DTB */
static unsigned long get_total_mem(void)
{
	struct device_node *np = NULL;
	const unsigned int *reg, *reg_end;
	int len, sw, aw;
	unsigned long start, size, total_mem = 0;

	for_each_node_by_type(np, "memory") {
		aw = of_n_addr_cells(np);
		sw = of_n_size_cells(np);
		reg = (const unsigned int *)of_get_property(np, "reg", &len);
		reg_end = reg + (len / sizeof(u32));

		total_mem = 0;
		do {
			start = of_read_number(reg, aw);
			reg += aw;
			size = of_read_number(reg, sw);
			reg += sw;
			total_mem += size;
		} while (reg < reg_end);
	}
	edac_dbg(0, "total_mem 0x%lx\n", total_mem);
	return total_mem;
}

static const struct of_device_id altr_sdram_ctrl_of_match[] = {
	{ .compatible = "altr,sdram-edac", .data = (void *)&c5_data},
	{ .compatible = "altr,sdram-edac-a10", .data = (void *)&a10_data},
	{},
};
MODULE_DEVICE_TABLE(of, altr_sdram_ctrl_of_match);

static int a10_init(struct regmap *mc_vbase)
{
	if (regmap_update_bits(mc_vbase, A10_INTMODE_OFST,
			       A10_INTMODE_SB_INT, A10_INTMODE_SB_INT)) {
		edac_printk(KERN_ERR, EDAC_MC,
			    "Error setting SB IRQ mode\n");
		return -ENODEV;
	}

	if (regmap_write(mc_vbase, A10_SERRCNTREG_OFST, 1)) {
		edac_printk(KERN_ERR, EDAC_MC,
			    "Error setting trigger count\n");
		return -ENODEV;
	}

	return 0;
}

static int a10_unmask_irq(struct platform_device *pdev, u32 mask)
{
	void __iomem  *sm_base;
	int  ret = 0;

	if (!request_mem_region(A10_SYMAN_INTMASK_CLR, sizeof(u32),
				dev_name(&pdev->dev))) {
		edac_printk(KERN_ERR, EDAC_MC,
			    "Unable to request mem region\n");
		return -EBUSY;
	}

	sm_base = ioremap(A10_SYMAN_INTMASK_CLR, sizeof(u32));
	if (!sm_base) {
		edac_printk(KERN_ERR, EDAC_MC,
			    "Unable to ioremap device\n");

		ret = -ENOMEM;
		goto release;
	}

	iowrite32(mask, sm_base);

	iounmap(sm_base);

release:
	release_mem_region(A10_SYMAN_INTMASK_CLR, sizeof(u32));

	return ret;
}

static int altr_sdram_probe(struct platform_device *pdev)
{
	const struct of_device_id *id;
	struct edac_mc_layer layers[2];
	struct mem_ctl_info *mci;
	struct altr_sdram_mc_data *drvdata;
	const struct altr_sdram_prv_data *priv;
	struct regmap *mc_vbase;
	struct dimm_info *dimm;
	u32 read_reg;
	int irq, irq2, res = 0;
	unsigned long mem_size, irqflags = 0;

	id = of_match_device(altr_sdram_ctrl_of_match, &pdev->dev);
	if (!id)
		return -ENODEV;

	/* Grab the register range from the sdr controller in device tree */
	mc_vbase = syscon_regmap_lookup_by_phandle(pdev->dev.of_node,
						   "altr,sdr-syscon");
	if (IS_ERR(mc_vbase)) {
		edac_printk(KERN_ERR, EDAC_MC,
			    "regmap for altr,sdr-syscon lookup failed.\n");
		return -ENODEV;
	}

	/* Check specific dependencies for the module */
	priv = of_match_node(altr_sdram_ctrl_of_match,
			     pdev->dev.of_node)->data;

	/* Validate the SDRAM controller has ECC enabled */
	if (regmap_read(mc_vbase, priv->ecc_ctrl_offset, &read_reg) ||
	    ((read_reg & priv->ecc_ctl_en_mask) != priv->ecc_ctl_en_mask)) {
		edac_printk(KERN_ERR, EDAC_MC,
			    "No ECC/ECC disabled [0x%08X]\n", read_reg);
		return -ENODEV;
	}

	/* Grab memory size from device tree. */
	mem_size = get_total_mem();
	if (!mem_size) {
		edac_printk(KERN_ERR, EDAC_MC, "Unable to calculate memory size\n");
		return -ENODEV;
	}

	/* Ensure the SDRAM Interrupt is disabled */
	if (regmap_update_bits(mc_vbase, priv->ecc_irq_en_offset,
			       priv->ecc_irq_en_mask, 0)) {
		edac_printk(KERN_ERR, EDAC_MC,
			    "Error disabling SDRAM ECC IRQ\n");
		return -ENODEV;
	}

	/* Toggle to clear the SDRAM Error count */
	if (regmap_update_bits(mc_vbase, priv->ecc_cnt_rst_offset,
			       priv->ecc_cnt_rst_mask,
			       priv->ecc_cnt_rst_mask)) {
		edac_printk(KERN_ERR, EDAC_MC,
			    "Error clearing SDRAM ECC count\n");
		return -ENODEV;
	}

	if (regmap_update_bits(mc_vbase, priv->ecc_cnt_rst_offset,
			       priv->ecc_cnt_rst_mask, 0)) {
		edac_printk(KERN_ERR, EDAC_MC,
			    "Error clearing SDRAM ECC count\n");
		return -ENODEV;
	}

	irq = platform_get_irq(pdev, 0);
	if (irq < 0) {
		edac_printk(KERN_ERR, EDAC_MC,
			    "No irq %d in DT\n", irq);
		return -ENODEV;
	}

	/* Arria10 has a 2nd IRQ */
	irq2 = platform_get_irq(pdev, 1);

	layers[0].type = EDAC_MC_LAYER_CHIP_SELECT;
	layers[0].size = 1;
	layers[0].is_virt_csrow = true;
	layers[1].type = EDAC_MC_LAYER_CHANNEL;
	layers[1].size = 1;
	layers[1].is_virt_csrow = false;
	mci = edac_mc_alloc(0, ARRAY_SIZE(layers), layers,
			    sizeof(struct altr_sdram_mc_data));
	if (!mci)
		return -ENOMEM;

	mci->pdev = &pdev->dev;
	drvdata = mci->pvt_info;
	drvdata->mc_vbase = mc_vbase;
	drvdata->data = priv;
	platform_set_drvdata(pdev, mci);

	if (!devres_open_group(&pdev->dev, NULL, GFP_KERNEL)) {
		edac_printk(KERN_ERR, EDAC_MC,
			    "Unable to get managed device resource\n");
		res = -ENOMEM;
		goto free;
	}

	mci->mtype_cap = MEM_FLAG_DDR3;
	mci->edac_ctl_cap = EDAC_FLAG_NONE | EDAC_FLAG_SECDED;
	mci->edac_cap = EDAC_FLAG_SECDED;
	mci->mod_name = EDAC_MOD_STR;
	mci->mod_ver = EDAC_VERSION;
	mci->ctl_name = dev_name(&pdev->dev);
	mci->scrub_mode = SCRUB_SW_SRC;
	mci->dev_name = dev_name(&pdev->dev);

	dimm = *mci->dimms;
	dimm->nr_pages = ((mem_size - 1) >> PAGE_SHIFT) + 1;
	dimm->grain = 8;
	dimm->dtype = DEV_X8;
	dimm->mtype = MEM_DDR3;
	dimm->edac_mode = EDAC_SECDED;

	res = edac_mc_add_mc(mci);
	if (res < 0)
		goto err;

	/* Only the Arria10 has separate IRQs */
	if (irq2 > 0) {
		/* Arria10 specific initialization */
		res = a10_init(mc_vbase);
		if (res < 0)
			goto err2;

		res = devm_request_irq(&pdev->dev, irq2,
				       altr_sdram_mc_err_handler,
				       IRQF_SHARED, dev_name(&pdev->dev), mci);
		if (res < 0) {
			edac_mc_printk(mci, KERN_ERR,
				       "Unable to request irq %d\n", irq2);
			res = -ENODEV;
			goto err2;
		}

		res = a10_unmask_irq(pdev, A10_DDR0_IRQ_MASK);
		if (res < 0)
			goto err2;

		irqflags = IRQF_SHARED;
	}

	res = devm_request_irq(&pdev->dev, irq, altr_sdram_mc_err_handler,
			       irqflags, dev_name(&pdev->dev), mci);
	if (res < 0) {
		edac_mc_printk(mci, KERN_ERR,
			       "Unable to request irq %d\n", irq);
		res = -ENODEV;
		goto err2;
	}

	/* Infrastructure ready - enable the IRQ */
	if (regmap_update_bits(drvdata->mc_vbase, priv->ecc_irq_en_offset,
			       priv->ecc_irq_en_mask, priv->ecc_irq_en_mask)) {
		edac_mc_printk(mci, KERN_ERR,
			       "Error enabling SDRAM ECC IRQ\n");
		res = -ENODEV;
		goto err2;
	}

	altr_sdr_mc_create_debugfs_nodes(mci);

	devres_close_group(&pdev->dev, NULL);

	return 0;

err2:
	edac_mc_del_mc(&pdev->dev);
err:
	devres_release_group(&pdev->dev, NULL);
free:
	edac_mc_free(mci);
	edac_printk(KERN_ERR, EDAC_MC,
		    "EDAC Probe Failed; Error %d\n", res);

	return res;
}

static int altr_sdram_remove(struct platform_device *pdev)
{
	struct mem_ctl_info *mci = platform_get_drvdata(pdev);

	edac_mc_del_mc(&pdev->dev);
	edac_mc_free(mci);
	platform_set_drvdata(pdev, NULL);

	return 0;
}

/*
 * If you want to suspend, need to disable EDAC by removing it
 * from the device tree or defconfig.
 */
#ifdef CONFIG_PM
static int altr_sdram_prepare(struct device *dev)
{
	pr_err("Suspend not allowed when EDAC is enabled.\n");

	return -EPERM;
}

static const struct dev_pm_ops altr_sdram_pm_ops = {
	.prepare = altr_sdram_prepare,
};
#endif

static struct platform_driver altr_sdram_edac_driver = {
	.probe = altr_sdram_probe,
	.remove = altr_sdram_remove,
	.driver = {
		.name = "altr_sdram_edac",
#ifdef CONFIG_PM
		.pm = &altr_sdram_pm_ops,
#endif
		.of_match_table = altr_sdram_ctrl_of_match,
	},
};

module_platform_driver(altr_sdram_edac_driver);

MODULE_LICENSE("GPL v2");
MODULE_AUTHOR("Thor Thayer");
MODULE_DESCRIPTION("EDAC Driver for Altera SDRAM Controller");
Commit	Line	Data
71bcada8	1	/*
143f4a5a	2	* Copyright Altera Corporation (C) 2014-2015. All rights reserved.
71bcada8 TT	3	* Copyright 2011-2012 Calxeda, Inc.
	4	*
	5	* This program is free software; you can redistribute it and/or modify it
	6	* under the terms and conditions of the GNU General Public License,
	7	* version 2, as published by the Free Software Foundation.
	8	*
	9	* This program is distributed in the hope it will be useful, but WITHOUT
	10	* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
	11	* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
	12	* more details.
	13	*
	14	* You should have received a copy of the GNU General Public License along with
	15	* this program. If not, see <http://www.gnu.org/licenses/>.
	16	*
	17	* Adapted from the highbank_mc_edac driver.
	18	*/
	19
	20	#include <linux/ctype.h>
	21	#include <linux/edac.h>
	22	#include <linux/interrupt.h>
	23	#include <linux/kernel.h>
	24	#include <linux/mfd/syscon.h>
	25	#include <linux/of_platform.h>
	26	#include <linux/platform_device.h>
	27	#include <linux/regmap.h>
	28	#include <linux/types.h>
	29	#include <linux/uaccess.h>
	30
143f4a5a	31	#include "altera_edac.h"
71bcada8 TT	32	#include "edac_core.h"
	33	#include "edac_module.h"
	34
	35	#define EDAC_MOD_STR "altera_edac"
	36	#define EDAC_VERSION "1"
	37
143f4a5a TT	38	static const struct altr_sdram_prv_data c5_data = {
	39	.ecc_ctrl_offset = CV_CTLCFG_OFST,
	40	.ecc_ctl_en_mask = CV_CTLCFG_ECC_AUTO_EN,
	41	.ecc_stat_offset = CV_DRAMSTS_OFST,
	42	.ecc_stat_ce_mask = CV_DRAMSTS_SBEERR,
	43	.ecc_stat_ue_mask = CV_DRAMSTS_DBEERR,
	44	.ecc_saddr_offset = CV_ERRADDR_OFST,
73bcc942	45	.ecc_daddr_offset = CV_ERRADDR_OFST,
143f4a5a TT	46	.ecc_cecnt_offset = CV_SBECOUNT_OFST,
	47	.ecc_uecnt_offset = CV_DBECOUNT_OFST,
	48	.ecc_irq_en_offset = CV_DRAMINTR_OFST,
	49	.ecc_irq_en_mask = CV_DRAMINTR_INTREN,
	50	.ecc_irq_clr_offset = CV_DRAMINTR_OFST,
	51	.ecc_irq_clr_mask = (CV_DRAMINTR_INTRCLR \| CV_DRAMINTR_INTREN),
	52	.ecc_cnt_rst_offset = CV_DRAMINTR_OFST,
	53	.ecc_cnt_rst_mask = CV_DRAMINTR_INTRCLR,
143f4a5a TT	54	.ce_ue_trgr_offset = CV_CTLCFG_OFST,
	55	.ce_set_mask = CV_CTLCFG_GEN_SB_ERR,
	56	.ue_set_mask = CV_CTLCFG_GEN_DB_ERR,
71bcada8 TT	57	};
71bcada8 TT	58
73bcc942 TT	59	static const struct altr_sdram_prv_data a10_data = {
	60	.ecc_ctrl_offset = A10_ECCCTRL1_OFST,
	61	.ecc_ctl_en_mask = A10_ECCCTRL1_ECC_EN,
	62	.ecc_stat_offset = A10_INTSTAT_OFST,
	63	.ecc_stat_ce_mask = A10_INTSTAT_SBEERR,
	64	.ecc_stat_ue_mask = A10_INTSTAT_DBEERR,
	65	.ecc_saddr_offset = A10_SERRADDR_OFST,
	66	.ecc_daddr_offset = A10_DERRADDR_OFST,
	67	.ecc_irq_en_offset = A10_ERRINTEN_OFST,
	68	.ecc_irq_en_mask = A10_ECC_IRQ_EN_MASK,
	69	.ecc_irq_clr_offset = A10_INTSTAT_OFST,
	70	.ecc_irq_clr_mask = (A10_INTSTAT_SBEERR \| A10_INTSTAT_DBEERR),
	71	.ecc_cnt_rst_offset = A10_ECCCTRL1_OFST,
	72	.ecc_cnt_rst_mask = A10_ECC_CNT_RESET_MASK,
73bcc942 TT	73	.ce_ue_trgr_offset = A10_DIAGINTTEST_OFST,
	74	.ce_set_mask = A10_DIAGINT_TSERRA_MASK,
	75	.ue_set_mask = A10_DIAGINT_TDERRA_MASK,
73bcc942 TT	76	};
73bcc942 TT	77
71bcada8 TT	78	static irqreturn_t altr_sdram_mc_err_handler(int irq, void *dev_id)
	79	{
	80	struct mem_ctl_info *mci = dev_id;
	81	struct altr_sdram_mc_data *drvdata = mci->pvt_info;
143f4a5a	82	const struct altr_sdram_prv_data *priv = drvdata->data;
73bcc942	83	u32 status, err_count = 1, err_addr;
71bcada8	84
143f4a5a	85	regmap_read(drvdata->mc_vbase, priv->ecc_stat_offset, &status);
71bcada8	86
143f4a5a	87	if (status & priv->ecc_stat_ue_mask) {
73bcc942 TT	88	regmap_read(drvdata->mc_vbase, priv->ecc_daddr_offset,
	89	&err_addr);
	90	if (priv->ecc_uecnt_offset)
	91	regmap_read(drvdata->mc_vbase, priv->ecc_uecnt_offset,
	92	&err_count);
71bcada8 TT	93	panic("\nEDAC: [%d Uncorrectable errors @ 0x%08X]\n",
	94	err_count, err_addr);
	95	}
143f4a5a	96	if (status & priv->ecc_stat_ce_mask) {
73bcc942 TT	97	regmap_read(drvdata->mc_vbase, priv->ecc_saddr_offset,
	98	&err_addr);
	99	if (priv->ecc_uecnt_offset)
	100	regmap_read(drvdata->mc_vbase, priv->ecc_cecnt_offset,
	101	&err_count);
71bcada8 TT	102	edac_mc_handle_error(HW_EVENT_ERR_CORRECTED, mci, err_count,
	103	err_addr >> PAGE_SHIFT,
	104	err_addr & ~PAGE_MASK, 0,
	105	0, 0, -1, mci->ctl_name, "");
73bcc942 TT	106	/* Clear IRQ to resume */
	107	regmap_write(drvdata->mc_vbase, priv->ecc_irq_clr_offset,
	108	priv->ecc_irq_clr_mask);
71bcada8	109
73bcc942 TT	110	return IRQ_HANDLED;
	111	}
	112	return IRQ_NONE;
71bcada8 TT	113	}
71bcada8 TT	114
71bcada8 TT	115	static ssize_t altr_sdr_mc_err_inject_write(struct file *file,
	116	const char __user *data,
	117	size_t count, loff_t *ppos)
	118	{
	119	struct mem_ctl_info *mci = file->private_data;
	120	struct altr_sdram_mc_data *drvdata = mci->pvt_info;
143f4a5a	121	const struct altr_sdram_prv_data *priv = drvdata->data;
71bcada8 TT	122	u32 *ptemp;
	123	dma_addr_t dma_handle;
	124	u32 reg, read_reg;
	125
	126	ptemp = dma_alloc_coherent(mci->pdev, 16, &dma_handle, GFP_KERNEL);
	127	if (!ptemp) {
	128	dma_free_coherent(mci->pdev, 16, ptemp, dma_handle);
	129	edac_printk(KERN_ERR, EDAC_MC,
	130	"Inject: Buffer Allocation error\n");
	131	return -ENOMEM;
	132	}
	133
143f4a5a TT	134	regmap_read(drvdata->mc_vbase, priv->ce_ue_trgr_offset,
	135	&read_reg);
	136	read_reg &= ~(priv->ce_set_mask \| priv->ue_set_mask);
71bcada8 TT	137
	138	/* Error are injected by writing a word while the SBE or DBE
	139	* bit in the CTLCFG register is set. Reading the word will
	140	* trigger the SBE or DBE error and the corresponding IRQ.
	141	*/
	142	if (count == 3) {
	143	edac_printk(KERN_ALERT, EDAC_MC,
	144	"Inject Double bit error\n");
143f4a5a TT	145	regmap_write(drvdata->mc_vbase, priv->ce_ue_trgr_offset,
143f4a5a TT	146	(read_reg \| priv->ue_set_mask));
71bcada8 TT	147	} else {
	148	edac_printk(KERN_ALERT, EDAC_MC,
	149	"Inject Single bit error\n");
143f4a5a TT	150	regmap_write(drvdata->mc_vbase, priv->ce_ue_trgr_offset,
143f4a5a TT	151	(read_reg \| priv->ce_set_mask));
71bcada8 TT	152	}
	153
	154	ptemp[0] = 0x5A5A5A5A;
	155	ptemp[1] = 0xA5A5A5A5;
	156
	157	/* Clear the error injection bits */
143f4a5a	158	regmap_write(drvdata->mc_vbase, priv->ce_ue_trgr_offset, read_reg);
71bcada8 TT	159	/* Ensure it has been written out */
	160	wmb();
	161
	162	/*
	163	* To trigger the error, we need to read the data back
	164	* (the data was written with errors above).
	165	* The ACCESS_ONCE macros and printk are used to prevent the
	166	* the compiler optimizing these reads out.
	167	*/
	168	reg = ACCESS_ONCE(ptemp[0]);
	169	read_reg = ACCESS_ONCE(ptemp[1]);
	170	/* Force Read */
	171	rmb();
	172
	173	edac_printk(KERN_ALERT, EDAC_MC, "Read Data [0x%X, 0x%X]\n",
	174	reg, read_reg);
	175
	176	dma_free_coherent(mci->pdev, 16, ptemp, dma_handle);
	177
	178	return count;
	179	}
	180
	181	static const struct file_operations altr_sdr_mc_debug_inject_fops = {
	182	.open = simple_open,
	183	.write = altr_sdr_mc_err_inject_write,
	184	.llseek = generic_file_llseek,
	185	};
	186
	187	static void altr_sdr_mc_create_debugfs_nodes(struct mem_ctl_info *mci)
	188	{
bba3b31e BP	189	if (!IS_ENABLED(CONFIG_EDAC_DEBUG))
	190	return;
	191
	192	if (!mci->debugfs)
	193	return;
	194
	195	edac_debugfs_create_file("inject_ctrl", S_IWUSR, mci->debugfs, mci,
	196	&altr_sdr_mc_debug_inject_fops);
71bcada8	197	}
71bcada8	198
f9ae487e TT	199	/* Get total memory size from Open Firmware DTB */
f9ae487e TT	200	static unsigned long get_total_mem(void)
71bcada8	201	{
f9ae487e TT	202	struct device_node *np = NULL;
	203	const unsigned int reg, reg_end;
	204	int len, sw, aw;
	205	unsigned long start, size, total_mem = 0;
	206
	207	for_each_node_by_type(np, "memory") {
	208	aw = of_n_addr_cells(np);
	209	sw = of_n_size_cells(np);
	210	reg = (const unsigned int *)of_get_property(np, "reg", &len);
	211	reg_end = reg + (len / sizeof(u32));
	212
	213	total_mem = 0;
	214	do {
	215	start = of_read_number(reg, aw);
	216	reg += aw;
	217	size = of_read_number(reg, sw);
	218	reg += sw;
	219	total_mem += size;
	220	} while (reg < reg_end);
	221	}
	222	edac_dbg(0, "total_mem 0x%lx\n", total_mem);
	223	return total_mem;
71bcada8 TT	224	}
71bcada8 TT	225
143f4a5a TT	226	static const struct of_device_id altr_sdram_ctrl_of_match[] = {
143f4a5a TT	227	{ .compatible = "altr,sdram-edac", .data = (void *)&c5_data},
73bcc942	228	{ .compatible = "altr,sdram-edac-a10", .data = (void *)&a10_data},
143f4a5a TT	229	{},
	230	};
	231	MODULE_DEVICE_TABLE(of, altr_sdram_ctrl_of_match);
	232
73bcc942 TT	233	static int a10_init(struct regmap *mc_vbase)
	234	{
	235	if (regmap_update_bits(mc_vbase, A10_INTMODE_OFST,
	236	A10_INTMODE_SB_INT, A10_INTMODE_SB_INT)) {
	237	edac_printk(KERN_ERR, EDAC_MC,
	238	"Error setting SB IRQ mode\n");
	239	return -ENODEV;
	240	}
	241
	242	if (regmap_write(mc_vbase, A10_SERRCNTREG_OFST, 1)) {
	243	edac_printk(KERN_ERR, EDAC_MC,
	244	"Error setting trigger count\n");
	245	return -ENODEV;
	246	}
	247
	248	return 0;
	249	}
	250
	251	static int a10_unmask_irq(struct platform_device *pdev, u32 mask)
	252	{
	253	void __iomem *sm_base;
	254	int ret = 0;
	255
	256	if (!request_mem_region(A10_SYMAN_INTMASK_CLR, sizeof(u32),
	257	dev_name(&pdev->dev))) {
	258	edac_printk(KERN_ERR, EDAC_MC,
	259	"Unable to request mem region\n");
	260	return -EBUSY;
	261	}
	262
	263	sm_base = ioremap(A10_SYMAN_INTMASK_CLR, sizeof(u32));
	264	if (!sm_base) {
	265	edac_printk(KERN_ERR, EDAC_MC,
	266	"Unable to ioremap device\n");
	267
	268	ret = -ENOMEM;
	269	goto release;
	270	}
	271
	272	iowrite32(mask, sm_base);
	273
	274	iounmap(sm_base);
	275
	276	release:
	277	release_mem_region(A10_SYMAN_INTMASK_CLR, sizeof(u32));
	278
	279	return ret;
	280	}
	281
71bcada8 TT	282	static int altr_sdram_probe(struct platform_device *pdev)
71bcada8 TT	283	{
143f4a5a	284	const struct of_device_id *id;
71bcada8 TT	285	struct edac_mc_layer layers[2];
	286	struct mem_ctl_info *mci;
	287	struct altr_sdram_mc_data *drvdata;
143f4a5a	288	const struct altr_sdram_prv_data *priv;
71bcada8 TT	289	struct regmap *mc_vbase;
71bcada8 TT	290	struct dimm_info *dimm;
143f4a5a	291	u32 read_reg;
73bcc942 TT	292	int irq, irq2, res = 0;
73bcc942 TT	293	unsigned long mem_size, irqflags = 0;
143f4a5a TT	294
	295	id = of_match_device(altr_sdram_ctrl_of_match, &pdev->dev);
	296	if (!id)
	297	return -ENODEV;
71bcada8	298
71bcada8 TT	299	/* Grab the register range from the sdr controller in device tree */
	300	mc_vbase = syscon_regmap_lookup_by_phandle(pdev->dev.of_node,
	301	"altr,sdr-syscon");
	302	if (IS_ERR(mc_vbase)) {
	303	edac_printk(KERN_ERR, EDAC_MC,
	304	"regmap for altr,sdr-syscon lookup failed.\n");
	305	return -ENODEV;
	306	}
	307
143f4a5a TT	308	/* Check specific dependencies for the module */
	309	priv = of_match_node(altr_sdram_ctrl_of_match,
	310	pdev->dev.of_node)->data;
	311
	312	/* Validate the SDRAM controller has ECC enabled */
	313	if (regmap_read(mc_vbase, priv->ecc_ctrl_offset, &read_reg) \|\|
	314	((read_reg & priv->ecc_ctl_en_mask) != priv->ecc_ctl_en_mask)) {
71bcada8 TT	315	edac_printk(KERN_ERR, EDAC_MC,
	316	"No ECC/ECC disabled [0x%08X]\n", read_reg);
	317	return -ENODEV;
	318	}
	319
	320	/* Grab memory size from device tree. */
f9ae487e	321	mem_size = get_total_mem();
71bcada8	322	if (!mem_size) {
f9ae487e	323	edac_printk(KERN_ERR, EDAC_MC, "Unable to calculate memory size\n");
71bcada8 TT	324	return -ENODEV;
	325	}
	326
143f4a5a TT	327	/* Ensure the SDRAM Interrupt is disabled */
	328	if (regmap_update_bits(mc_vbase, priv->ecc_irq_en_offset,
	329	priv->ecc_irq_en_mask, 0)) {
	330	edac_printk(KERN_ERR, EDAC_MC,
	331	"Error disabling SDRAM ECC IRQ\n");
	332	return -ENODEV;
	333	}
	334
	335	/* Toggle to clear the SDRAM Error count */
	336	if (regmap_update_bits(mc_vbase, priv->ecc_cnt_rst_offset,
	337	priv->ecc_cnt_rst_mask,
	338	priv->ecc_cnt_rst_mask)) {
	339	edac_printk(KERN_ERR, EDAC_MC,
	340	"Error clearing SDRAM ECC count\n");
	341	return -ENODEV;
	342	}
	343
	344	if (regmap_update_bits(mc_vbase, priv->ecc_cnt_rst_offset,
	345	priv->ecc_cnt_rst_mask, 0)) {
71bcada8	346	edac_printk(KERN_ERR, EDAC_MC,
143f4a5a	347	"Error clearing SDRAM ECC count\n");
71bcada8 TT	348	return -ENODEV;
	349	}
	350
	351	irq = platform_get_irq(pdev, 0);
	352	if (irq < 0) {
	353	edac_printk(KERN_ERR, EDAC_MC,
	354	"No irq %d in DT\n", irq);
	355	return -ENODEV;
	356	}
	357
73bcc942 TT	358	/* Arria10 has a 2nd IRQ */
	359	irq2 = platform_get_irq(pdev, 1);
	360
71bcada8 TT	361	layers[0].type = EDAC_MC_LAYER_CHIP_SELECT;
	362	layers[0].size = 1;
	363	layers[0].is_virt_csrow = true;
	364	layers[1].type = EDAC_MC_LAYER_CHANNEL;
	365	layers[1].size = 1;
	366	layers[1].is_virt_csrow = false;
	367	mci = edac_mc_alloc(0, ARRAY_SIZE(layers), layers,
	368	sizeof(struct altr_sdram_mc_data));
	369	if (!mci)
	370	return -ENOMEM;
	371
	372	mci->pdev = &pdev->dev;
	373	drvdata = mci->pvt_info;
	374	drvdata->mc_vbase = mc_vbase;
143f4a5a	375	drvdata->data = priv;
71bcada8 TT	376	platform_set_drvdata(pdev, mci);
	377
	378	if (!devres_open_group(&pdev->dev, NULL, GFP_KERNEL)) {
143f4a5a TT	379	edac_printk(KERN_ERR, EDAC_MC,
143f4a5a TT	380	"Unable to get managed device resource\n");
71bcada8 TT	381	res = -ENOMEM;
	382	goto free;
	383	}
	384
	385	mci->mtype_cap = MEM_FLAG_DDR3;
	386	mci->edac_ctl_cap = EDAC_FLAG_NONE \| EDAC_FLAG_SECDED;
	387	mci->edac_cap = EDAC_FLAG_SECDED;
	388	mci->mod_name = EDAC_MOD_STR;
	389	mci->mod_ver = EDAC_VERSION;
	390	mci->ctl_name = dev_name(&pdev->dev);
	391	mci->scrub_mode = SCRUB_SW_SRC;
	392	mci->dev_name = dev_name(&pdev->dev);
	393
	394	dimm = *mci->dimms;
	395	dimm->nr_pages = ((mem_size - 1) >> PAGE_SHIFT) + 1;
	396	dimm->grain = 8;
	397	dimm->dtype = DEV_X8;
	398	dimm->mtype = MEM_DDR3;
	399	dimm->edac_mode = EDAC_SECDED;
	400
	401	res = edac_mc_add_mc(mci);
	402	if (res < 0)
	403	goto err;
	404
73bcc942 TT	405	/* Only the Arria10 has separate IRQs */
	406	if (irq2 > 0) {
	407	/* Arria10 specific initialization */
	408	res = a10_init(mc_vbase);
	409	if (res < 0)
	410	goto err2;
	411
	412	res = devm_request_irq(&pdev->dev, irq2,
	413	altr_sdram_mc_err_handler,
	414	IRQF_SHARED, dev_name(&pdev->dev), mci);
	415	if (res < 0) {
	416	edac_mc_printk(mci, KERN_ERR,
	417	"Unable to request irq %d\n", irq2);
	418	res = -ENODEV;
	419	goto err2;
	420	}
	421
	422	res = a10_unmask_irq(pdev, A10_DDR0_IRQ_MASK);
	423	if (res < 0)
	424	goto err2;
	425
	426	irqflags = IRQF_SHARED;
	427	}
	428
71bcada8	429	res = devm_request_irq(&pdev->dev, irq, altr_sdram_mc_err_handler,
73bcc942	430	irqflags, dev_name(&pdev->dev), mci);
71bcada8 TT	431	if (res < 0) {
	432	edac_mc_printk(mci, KERN_ERR,
	433	"Unable to request irq %d\n", irq);
	434	res = -ENODEV;
	435	goto err2;
	436	}
	437
143f4a5a TT	438	/* Infrastructure ready - enable the IRQ */
	439	if (regmap_update_bits(drvdata->mc_vbase, priv->ecc_irq_en_offset,
	440	priv->ecc_irq_en_mask, priv->ecc_irq_en_mask)) {
71bcada8 TT	441	edac_mc_printk(mci, KERN_ERR,
	442	"Error enabling SDRAM ECC IRQ\n");
	443	res = -ENODEV;
	444	goto err2;
	445	}
	446
	447	altr_sdr_mc_create_debugfs_nodes(mci);
	448
	449	devres_close_group(&pdev->dev, NULL);
	450
	451	return 0;
	452
	453	err2:
	454	edac_mc_del_mc(&pdev->dev);
	455	err:
	456	devres_release_group(&pdev->dev, NULL);
	457	free:
	458	edac_mc_free(mci);
	459	edac_printk(KERN_ERR, EDAC_MC,
	460	"EDAC Probe Failed; Error %d\n", res);
	461
	462	return res;
	463	}
	464
	465	static int altr_sdram_remove(struct platform_device *pdev)
	466	{
	467	struct mem_ctl_info *mci = platform_get_drvdata(pdev);
	468
	469	edac_mc_del_mc(&pdev->dev);
	470	edac_mc_free(mci);
	471	platform_set_drvdata(pdev, NULL);
	472
	473	return 0;
	474	}
	475
6f2b6422 AT	476	/*
	477	* If you want to suspend, need to disable EDAC by removing it
	478	* from the device tree or defconfig.
	479	*/
	480	#ifdef CONFIG_PM
	481	static int altr_sdram_prepare(struct device *dev)
	482	{
	483	pr_err("Suspend not allowed when EDAC is enabled.\n");
	484
	485	return -EPERM;
	486	}
	487
	488	static const struct dev_pm_ops altr_sdram_pm_ops = {
	489	.prepare = altr_sdram_prepare,
	490	};
	491	#endif
	492
71bcada8 TT	493	static struct platform_driver altr_sdram_edac_driver = {
	494	.probe = altr_sdram_probe,
	495	.remove = altr_sdram_remove,
	496	.driver = {
	497	.name = "altr_sdram_edac",
6f2b6422 AT	498	#ifdef CONFIG_PM
	499	.pm = &altr_sdram_pm_ops,
	500	#endif
71bcada8 TT	501	.of_match_table = altr_sdram_ctrl_of_match,
	502	},
	503	};
	504
	505	module_platform_driver(altr_sdram_edac_driver);
	506
	507	MODULE_LICENSE("GPL v2");
	508	MODULE_AUTHOR("Thor Thayer");
	509	MODULE_DESCRIPTION("EDAC Driver for Altera SDRAM Controller");