Commit | Line | Data |
---|---|---|
c13c8260 CL |
1 | /* |
2 | * Copyright(c) 2004 - 2006 Intel Corporation. All rights reserved. | |
3 | * | |
4 | * This program is free software; you can redistribute it and/or modify it | |
5 | * under the terms of the GNU General Public License as published by the Free | |
6 | * Software Foundation; either version 2 of the License, or (at your option) | |
7 | * any later version. | |
8 | * | |
9 | * This program is distributed in the hope that it will be useful, but WITHOUT | |
10 | * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or | |
11 | * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for | |
12 | * more details. | |
13 | * | |
c13c8260 CL |
14 | * The full GNU General Public License is included in this distribution in the |
15 | * file called COPYING. | |
16 | */ | |
17 | ||
18 | /* | |
19 | * This code implements the DMA subsystem. It provides a HW-neutral interface | |
20 | * for other kernel code to use asynchronous memory copy capabilities, | |
21 | * if present, and allows different HW DMA drivers to register as providing | |
22 | * this capability. | |
23 | * | |
24 | * Due to the fact we are accelerating what is already a relatively fast | |
25 | * operation, the code goes to great lengths to avoid additional overhead, | |
26 | * such as locking. | |
27 | * | |
28 | * LOCKING: | |
29 | * | |
aa1e6f1a DW |
30 | * The subsystem keeps a global list of dma_device structs it is protected by a |
31 | * mutex, dma_list_mutex. | |
c13c8260 | 32 | * |
f27c580c DW |
33 | * A subsystem can get access to a channel by calling dmaengine_get() followed |
34 | * by dma_find_channel(), or if it has need for an exclusive channel it can call | |
35 | * dma_request_channel(). Once a channel is allocated a reference is taken | |
36 | * against its corresponding driver to disable removal. | |
37 | * | |
c13c8260 CL |
38 | * Each device has a channels list, which runs unlocked but is never modified |
39 | * once the device is registered, it's just setup by the driver. | |
40 | * | |
f27c580c | 41 | * See Documentation/dmaengine.txt for more details |
c13c8260 CL |
42 | */ |
43 | ||
63433250 JP |
44 | #define pr_fmt(fmt) KBUILD_MODNAME ": " fmt |
45 | ||
b7f080cf | 46 | #include <linux/dma-mapping.h> |
c13c8260 CL |
47 | #include <linux/init.h> |
48 | #include <linux/module.h> | |
7405f74b | 49 | #include <linux/mm.h> |
c13c8260 CL |
50 | #include <linux/device.h> |
51 | #include <linux/dmaengine.h> | |
52 | #include <linux/hardirq.h> | |
53 | #include <linux/spinlock.h> | |
54 | #include <linux/percpu.h> | |
55 | #include <linux/rcupdate.h> | |
56 | #include <linux/mutex.h> | |
7405f74b | 57 | #include <linux/jiffies.h> |
2ba05622 | 58 | #include <linux/rculist.h> |
864498aa | 59 | #include <linux/idr.h> |
5a0e3ad6 | 60 | #include <linux/slab.h> |
4e82f5dd AS |
61 | #include <linux/acpi.h> |
62 | #include <linux/acpi_dma.h> | |
9a6cecc8 | 63 | #include <linux/of_dma.h> |
45c463ae | 64 | #include <linux/mempool.h> |
c13c8260 CL |
65 | |
66 | static DEFINE_MUTEX(dma_list_mutex); | |
21ef4b8b | 67 | static DEFINE_IDR(dma_idr); |
c13c8260 | 68 | static LIST_HEAD(dma_device_list); |
6f49a57a | 69 | static long dmaengine_ref_count; |
c13c8260 CL |
70 | |
71 | /* --- sysfs implementation --- */ | |
72 | ||
41d5e59c DW |
73 | /** |
74 | * dev_to_dma_chan - convert a device pointer to the its sysfs container object | |
75 | * @dev - device node | |
76 | * | |
77 | * Must be called under dma_list_mutex | |
78 | */ | |
79 | static struct dma_chan *dev_to_dma_chan(struct device *dev) | |
80 | { | |
81 | struct dma_chan_dev *chan_dev; | |
82 | ||
83 | chan_dev = container_of(dev, typeof(*chan_dev), device); | |
84 | return chan_dev->chan; | |
85 | } | |
86 | ||
58b267d3 GKH |
87 | static ssize_t memcpy_count_show(struct device *dev, |
88 | struct device_attribute *attr, char *buf) | |
c13c8260 | 89 | { |
41d5e59c | 90 | struct dma_chan *chan; |
c13c8260 CL |
91 | unsigned long count = 0; |
92 | int i; | |
41d5e59c | 93 | int err; |
c13c8260 | 94 | |
41d5e59c DW |
95 | mutex_lock(&dma_list_mutex); |
96 | chan = dev_to_dma_chan(dev); | |
97 | if (chan) { | |
98 | for_each_possible_cpu(i) | |
99 | count += per_cpu_ptr(chan->local, i)->memcpy_count; | |
100 | err = sprintf(buf, "%lu\n", count); | |
101 | } else | |
102 | err = -ENODEV; | |
103 | mutex_unlock(&dma_list_mutex); | |
c13c8260 | 104 | |
41d5e59c | 105 | return err; |
c13c8260 | 106 | } |
58b267d3 | 107 | static DEVICE_ATTR_RO(memcpy_count); |
c13c8260 | 108 | |
58b267d3 GKH |
109 | static ssize_t bytes_transferred_show(struct device *dev, |
110 | struct device_attribute *attr, char *buf) | |
c13c8260 | 111 | { |
41d5e59c | 112 | struct dma_chan *chan; |
c13c8260 CL |
113 | unsigned long count = 0; |
114 | int i; | |
41d5e59c | 115 | int err; |
c13c8260 | 116 | |
41d5e59c DW |
117 | mutex_lock(&dma_list_mutex); |
118 | chan = dev_to_dma_chan(dev); | |
119 | if (chan) { | |
120 | for_each_possible_cpu(i) | |
121 | count += per_cpu_ptr(chan->local, i)->bytes_transferred; | |
122 | err = sprintf(buf, "%lu\n", count); | |
123 | } else | |
124 | err = -ENODEV; | |
125 | mutex_unlock(&dma_list_mutex); | |
c13c8260 | 126 | |
41d5e59c | 127 | return err; |
c13c8260 | 128 | } |
58b267d3 | 129 | static DEVICE_ATTR_RO(bytes_transferred); |
c13c8260 | 130 | |
58b267d3 GKH |
131 | static ssize_t in_use_show(struct device *dev, struct device_attribute *attr, |
132 | char *buf) | |
c13c8260 | 133 | { |
41d5e59c DW |
134 | struct dma_chan *chan; |
135 | int err; | |
c13c8260 | 136 | |
41d5e59c DW |
137 | mutex_lock(&dma_list_mutex); |
138 | chan = dev_to_dma_chan(dev); | |
139 | if (chan) | |
140 | err = sprintf(buf, "%d\n", chan->client_count); | |
141 | else | |
142 | err = -ENODEV; | |
143 | mutex_unlock(&dma_list_mutex); | |
144 | ||
145 | return err; | |
c13c8260 | 146 | } |
58b267d3 | 147 | static DEVICE_ATTR_RO(in_use); |
c13c8260 | 148 | |
58b267d3 GKH |
149 | static struct attribute *dma_dev_attrs[] = { |
150 | &dev_attr_memcpy_count.attr, | |
151 | &dev_attr_bytes_transferred.attr, | |
152 | &dev_attr_in_use.attr, | |
153 | NULL, | |
c13c8260 | 154 | }; |
58b267d3 | 155 | ATTRIBUTE_GROUPS(dma_dev); |
c13c8260 | 156 | |
41d5e59c DW |
157 | static void chan_dev_release(struct device *dev) |
158 | { | |
159 | struct dma_chan_dev *chan_dev; | |
160 | ||
161 | chan_dev = container_of(dev, typeof(*chan_dev), device); | |
864498aa DW |
162 | if (atomic_dec_and_test(chan_dev->idr_ref)) { |
163 | mutex_lock(&dma_list_mutex); | |
164 | idr_remove(&dma_idr, chan_dev->dev_id); | |
165 | mutex_unlock(&dma_list_mutex); | |
166 | kfree(chan_dev->idr_ref); | |
167 | } | |
41d5e59c DW |
168 | kfree(chan_dev); |
169 | } | |
170 | ||
c13c8260 | 171 | static struct class dma_devclass = { |
891f78ea | 172 | .name = "dma", |
58b267d3 | 173 | .dev_groups = dma_dev_groups, |
41d5e59c | 174 | .dev_release = chan_dev_release, |
c13c8260 CL |
175 | }; |
176 | ||
177 | /* --- client and device registration --- */ | |
178 | ||
59b5ec21 DW |
179 | #define dma_device_satisfies_mask(device, mask) \ |
180 | __dma_device_satisfies_mask((device), &(mask)) | |
d379b01e | 181 | static int |
a53e28da LPC |
182 | __dma_device_satisfies_mask(struct dma_device *device, |
183 | const dma_cap_mask_t *want) | |
d379b01e DW |
184 | { |
185 | dma_cap_mask_t has; | |
186 | ||
59b5ec21 | 187 | bitmap_and(has.bits, want->bits, device->cap_mask.bits, |
d379b01e DW |
188 | DMA_TX_TYPE_END); |
189 | return bitmap_equal(want->bits, has.bits, DMA_TX_TYPE_END); | |
190 | } | |
191 | ||
6f49a57a DW |
192 | static struct module *dma_chan_to_owner(struct dma_chan *chan) |
193 | { | |
194 | return chan->device->dev->driver->owner; | |
195 | } | |
196 | ||
197 | /** | |
198 | * balance_ref_count - catch up the channel reference count | |
199 | * @chan - channel to balance ->client_count versus dmaengine_ref_count | |
200 | * | |
201 | * balance_ref_count must be called under dma_list_mutex | |
202 | */ | |
203 | static void balance_ref_count(struct dma_chan *chan) | |
204 | { | |
205 | struct module *owner = dma_chan_to_owner(chan); | |
206 | ||
207 | while (chan->client_count < dmaengine_ref_count) { | |
208 | __module_get(owner); | |
209 | chan->client_count++; | |
210 | } | |
211 | } | |
212 | ||
213 | /** | |
214 | * dma_chan_get - try to grab a dma channel's parent driver module | |
215 | * @chan - channel to grab | |
216 | * | |
217 | * Must be called under dma_list_mutex | |
218 | */ | |
219 | static int dma_chan_get(struct dma_chan *chan) | |
220 | { | |
6f49a57a | 221 | struct module *owner = dma_chan_to_owner(chan); |
d2f4f99d | 222 | int ret; |
6f49a57a | 223 | |
d2f4f99d | 224 | /* The channel is already in use, update client count */ |
6f49a57a DW |
225 | if (chan->client_count) { |
226 | __module_get(owner); | |
d2f4f99d MR |
227 | goto out; |
228 | } | |
6f49a57a | 229 | |
d2f4f99d MR |
230 | if (!try_module_get(owner)) |
231 | return -ENODEV; | |
6f49a57a DW |
232 | |
233 | /* allocate upon first client reference */ | |
c4b54a64 MR |
234 | if (chan->device->device_alloc_chan_resources) { |
235 | ret = chan->device->device_alloc_chan_resources(chan); | |
236 | if (ret < 0) | |
237 | goto err_out; | |
238 | } | |
6f49a57a | 239 | |
d2f4f99d MR |
240 | if (!dma_has_cap(DMA_PRIVATE, chan->device->cap_mask)) |
241 | balance_ref_count(chan); | |
242 | ||
243 | out: | |
244 | chan->client_count++; | |
245 | return 0; | |
246 | ||
247 | err_out: | |
248 | module_put(owner); | |
249 | return ret; | |
6f49a57a DW |
250 | } |
251 | ||
252 | /** | |
253 | * dma_chan_put - drop a reference to a dma channel's parent driver module | |
254 | * @chan - channel to release | |
255 | * | |
256 | * Must be called under dma_list_mutex | |
257 | */ | |
258 | static void dma_chan_put(struct dma_chan *chan) | |
259 | { | |
c4b54a64 | 260 | /* This channel is not in use, bail out */ |
6f49a57a | 261 | if (!chan->client_count) |
c4b54a64 MR |
262 | return; |
263 | ||
6f49a57a DW |
264 | chan->client_count--; |
265 | module_put(dma_chan_to_owner(chan)); | |
c4b54a64 MR |
266 | |
267 | /* This channel is not in use anymore, free it */ | |
268 | if (!chan->client_count && chan->device->device_free_chan_resources) | |
6f49a57a | 269 | chan->device->device_free_chan_resources(chan); |
56f13c0d PU |
270 | |
271 | /* If the channel is used via a DMA request router, free the mapping */ | |
272 | if (chan->router && chan->router->route_free) { | |
273 | chan->router->route_free(chan->router->dev, chan->route_data); | |
274 | chan->router = NULL; | |
275 | chan->route_data = NULL; | |
276 | } | |
6f49a57a DW |
277 | } |
278 | ||
7405f74b DW |
279 | enum dma_status dma_sync_wait(struct dma_chan *chan, dma_cookie_t cookie) |
280 | { | |
281 | enum dma_status status; | |
282 | unsigned long dma_sync_wait_timeout = jiffies + msecs_to_jiffies(5000); | |
283 | ||
284 | dma_async_issue_pending(chan); | |
285 | do { | |
286 | status = dma_async_is_tx_complete(chan, cookie, NULL, NULL); | |
287 | if (time_after_eq(jiffies, dma_sync_wait_timeout)) { | |
63433250 | 288 | pr_err("%s: timeout!\n", __func__); |
7405f74b DW |
289 | return DMA_ERROR; |
290 | } | |
2cbe7feb BZ |
291 | if (status != DMA_IN_PROGRESS) |
292 | break; | |
293 | cpu_relax(); | |
294 | } while (1); | |
7405f74b DW |
295 | |
296 | return status; | |
297 | } | |
298 | EXPORT_SYMBOL(dma_sync_wait); | |
299 | ||
bec08513 DW |
300 | /** |
301 | * dma_cap_mask_all - enable iteration over all operation types | |
302 | */ | |
303 | static dma_cap_mask_t dma_cap_mask_all; | |
304 | ||
305 | /** | |
306 | * dma_chan_tbl_ent - tracks channel allocations per core/operation | |
307 | * @chan - associated channel for this entry | |
308 | */ | |
309 | struct dma_chan_tbl_ent { | |
310 | struct dma_chan *chan; | |
311 | }; | |
312 | ||
313 | /** | |
314 | * channel_table - percpu lookup table for memory-to-memory offload providers | |
315 | */ | |
a29d8b8e | 316 | static struct dma_chan_tbl_ent __percpu *channel_table[DMA_TX_TYPE_END]; |
bec08513 DW |
317 | |
318 | static int __init dma_channel_table_init(void) | |
319 | { | |
320 | enum dma_transaction_type cap; | |
321 | int err = 0; | |
322 | ||
323 | bitmap_fill(dma_cap_mask_all.bits, DMA_TX_TYPE_END); | |
324 | ||
59b5ec21 DW |
325 | /* 'interrupt', 'private', and 'slave' are channel capabilities, |
326 | * but are not associated with an operation so they do not need | |
327 | * an entry in the channel_table | |
bec08513 DW |
328 | */ |
329 | clear_bit(DMA_INTERRUPT, dma_cap_mask_all.bits); | |
59b5ec21 | 330 | clear_bit(DMA_PRIVATE, dma_cap_mask_all.bits); |
bec08513 DW |
331 | clear_bit(DMA_SLAVE, dma_cap_mask_all.bits); |
332 | ||
333 | for_each_dma_cap_mask(cap, dma_cap_mask_all) { | |
334 | channel_table[cap] = alloc_percpu(struct dma_chan_tbl_ent); | |
335 | if (!channel_table[cap]) { | |
336 | err = -ENOMEM; | |
337 | break; | |
338 | } | |
339 | } | |
340 | ||
341 | if (err) { | |
63433250 | 342 | pr_err("initialization failure\n"); |
bec08513 | 343 | for_each_dma_cap_mask(cap, dma_cap_mask_all) |
a9507ca3 | 344 | free_percpu(channel_table[cap]); |
bec08513 DW |
345 | } |
346 | ||
347 | return err; | |
348 | } | |
652afc27 | 349 | arch_initcall(dma_channel_table_init); |
bec08513 DW |
350 | |
351 | /** | |
352 | * dma_find_channel - find a channel to carry out the operation | |
353 | * @tx_type: transaction type | |
354 | */ | |
355 | struct dma_chan *dma_find_channel(enum dma_transaction_type tx_type) | |
356 | { | |
e7dcaa47 | 357 | return this_cpu_read(channel_table[tx_type]->chan); |
bec08513 DW |
358 | } |
359 | EXPORT_SYMBOL(dma_find_channel); | |
a2bd1140 | 360 | |
2ba05622 DW |
361 | /** |
362 | * dma_issue_pending_all - flush all pending operations across all channels | |
363 | */ | |
364 | void dma_issue_pending_all(void) | |
365 | { | |
366 | struct dma_device *device; | |
367 | struct dma_chan *chan; | |
368 | ||
2ba05622 | 369 | rcu_read_lock(); |
59b5ec21 DW |
370 | list_for_each_entry_rcu(device, &dma_device_list, global_node) { |
371 | if (dma_has_cap(DMA_PRIVATE, device->cap_mask)) | |
372 | continue; | |
2ba05622 DW |
373 | list_for_each_entry(chan, &device->channels, device_node) |
374 | if (chan->client_count) | |
375 | device->device_issue_pending(chan); | |
59b5ec21 | 376 | } |
2ba05622 DW |
377 | rcu_read_unlock(); |
378 | } | |
379 | EXPORT_SYMBOL(dma_issue_pending_all); | |
380 | ||
bec08513 | 381 | /** |
c4d27c4d BG |
382 | * dma_chan_is_local - returns true if the channel is in the same numa-node as the cpu |
383 | */ | |
384 | static bool dma_chan_is_local(struct dma_chan *chan, int cpu) | |
385 | { | |
386 | int node = dev_to_node(chan->device->dev); | |
387 | return node == -1 || cpumask_test_cpu(cpu, cpumask_of_node(node)); | |
388 | } | |
389 | ||
390 | /** | |
391 | * min_chan - returns the channel with min count and in the same numa-node as the cpu | |
bec08513 | 392 | * @cap: capability to match |
c4d27c4d | 393 | * @cpu: cpu index which the channel should be close to |
bec08513 | 394 | * |
c4d27c4d BG |
395 | * If some channels are close to the given cpu, the one with the lowest |
396 | * reference count is returned. Otherwise, cpu is ignored and only the | |
397 | * reference count is taken into account. | |
398 | * Must be called under dma_list_mutex. | |
bec08513 | 399 | */ |
c4d27c4d | 400 | static struct dma_chan *min_chan(enum dma_transaction_type cap, int cpu) |
bec08513 DW |
401 | { |
402 | struct dma_device *device; | |
403 | struct dma_chan *chan; | |
bec08513 | 404 | struct dma_chan *min = NULL; |
c4d27c4d | 405 | struct dma_chan *localmin = NULL; |
bec08513 DW |
406 | |
407 | list_for_each_entry(device, &dma_device_list, global_node) { | |
59b5ec21 DW |
408 | if (!dma_has_cap(cap, device->cap_mask) || |
409 | dma_has_cap(DMA_PRIVATE, device->cap_mask)) | |
bec08513 DW |
410 | continue; |
411 | list_for_each_entry(chan, &device->channels, device_node) { | |
412 | if (!chan->client_count) | |
413 | continue; | |
c4d27c4d | 414 | if (!min || chan->table_count < min->table_count) |
bec08513 DW |
415 | min = chan; |
416 | ||
c4d27c4d BG |
417 | if (dma_chan_is_local(chan, cpu)) |
418 | if (!localmin || | |
419 | chan->table_count < localmin->table_count) | |
420 | localmin = chan; | |
bec08513 | 421 | } |
bec08513 DW |
422 | } |
423 | ||
c4d27c4d | 424 | chan = localmin ? localmin : min; |
bec08513 | 425 | |
c4d27c4d BG |
426 | if (chan) |
427 | chan->table_count++; | |
bec08513 | 428 | |
c4d27c4d | 429 | return chan; |
bec08513 DW |
430 | } |
431 | ||
432 | /** | |
433 | * dma_channel_rebalance - redistribute the available channels | |
434 | * | |
435 | * Optimize for cpu isolation (each cpu gets a dedicated channel for an | |
436 | * operation type) in the SMP case, and operation isolation (avoid | |
437 | * multi-tasking channels) in the non-SMP case. Must be called under | |
438 | * dma_list_mutex. | |
439 | */ | |
440 | static void dma_channel_rebalance(void) | |
441 | { | |
442 | struct dma_chan *chan; | |
443 | struct dma_device *device; | |
444 | int cpu; | |
445 | int cap; | |
bec08513 DW |
446 | |
447 | /* undo the last distribution */ | |
448 | for_each_dma_cap_mask(cap, dma_cap_mask_all) | |
449 | for_each_possible_cpu(cpu) | |
450 | per_cpu_ptr(channel_table[cap], cpu)->chan = NULL; | |
451 | ||
59b5ec21 DW |
452 | list_for_each_entry(device, &dma_device_list, global_node) { |
453 | if (dma_has_cap(DMA_PRIVATE, device->cap_mask)) | |
454 | continue; | |
bec08513 DW |
455 | list_for_each_entry(chan, &device->channels, device_node) |
456 | chan->table_count = 0; | |
59b5ec21 | 457 | } |
bec08513 DW |
458 | |
459 | /* don't populate the channel_table if no clients are available */ | |
460 | if (!dmaengine_ref_count) | |
461 | return; | |
462 | ||
463 | /* redistribute available channels */ | |
bec08513 DW |
464 | for_each_dma_cap_mask(cap, dma_cap_mask_all) |
465 | for_each_online_cpu(cpu) { | |
c4d27c4d | 466 | chan = min_chan(cap, cpu); |
bec08513 DW |
467 | per_cpu_ptr(channel_table[cap], cpu)->chan = chan; |
468 | } | |
469 | } | |
470 | ||
0d5484b1 LP |
471 | int dma_get_slave_caps(struct dma_chan *chan, struct dma_slave_caps *caps) |
472 | { | |
473 | struct dma_device *device; | |
474 | ||
475 | if (!chan || !caps) | |
476 | return -EINVAL; | |
477 | ||
478 | device = chan->device; | |
479 | ||
480 | /* check if the channel supports slave transactions */ | |
481 | if (!test_bit(DMA_SLAVE, device->cap_mask.bits)) | |
482 | return -ENXIO; | |
483 | ||
484 | /* | |
485 | * Check whether it reports it uses the generic slave | |
486 | * capabilities, if not, that means it doesn't support any | |
487 | * kind of slave capabilities reporting. | |
488 | */ | |
489 | if (!device->directions) | |
490 | return -ENXIO; | |
491 | ||
492 | caps->src_addr_widths = device->src_addr_widths; | |
493 | caps->dst_addr_widths = device->dst_addr_widths; | |
494 | caps->directions = device->directions; | |
495 | caps->residue_granularity = device->residue_granularity; | |
496 | ||
88d04643 KK |
497 | /* |
498 | * Some devices implement only pause (e.g. to get residuum) but no | |
499 | * resume. However cmd_pause is advertised as pause AND resume. | |
500 | */ | |
501 | caps->cmd_pause = !!(device->device_pause && device->device_resume); | |
0d5484b1 LP |
502 | caps->cmd_terminate = !!device->device_terminate_all; |
503 | ||
504 | return 0; | |
505 | } | |
506 | EXPORT_SYMBOL_GPL(dma_get_slave_caps); | |
507 | ||
a53e28da LPC |
508 | static struct dma_chan *private_candidate(const dma_cap_mask_t *mask, |
509 | struct dma_device *dev, | |
e2346677 | 510 | dma_filter_fn fn, void *fn_param) |
59b5ec21 DW |
511 | { |
512 | struct dma_chan *chan; | |
59b5ec21 DW |
513 | |
514 | if (!__dma_device_satisfies_mask(dev, mask)) { | |
515 | pr_debug("%s: wrong capabilities\n", __func__); | |
516 | return NULL; | |
517 | } | |
518 | /* devices with multiple channels need special handling as we need to | |
519 | * ensure that all channels are either private or public. | |
520 | */ | |
521 | if (dev->chancnt > 1 && !dma_has_cap(DMA_PRIVATE, dev->cap_mask)) | |
522 | list_for_each_entry(chan, &dev->channels, device_node) { | |
523 | /* some channels are already publicly allocated */ | |
524 | if (chan->client_count) | |
525 | return NULL; | |
526 | } | |
527 | ||
528 | list_for_each_entry(chan, &dev->channels, device_node) { | |
529 | if (chan->client_count) { | |
530 | pr_debug("%s: %s busy\n", | |
41d5e59c | 531 | __func__, dma_chan_name(chan)); |
59b5ec21 DW |
532 | continue; |
533 | } | |
e2346677 DW |
534 | if (fn && !fn(chan, fn_param)) { |
535 | pr_debug("%s: %s filter said false\n", | |
536 | __func__, dma_chan_name(chan)); | |
537 | continue; | |
538 | } | |
539 | return chan; | |
59b5ec21 DW |
540 | } |
541 | ||
e2346677 | 542 | return NULL; |
59b5ec21 DW |
543 | } |
544 | ||
545 | /** | |
19d643d6 | 546 | * dma_get_slave_channel - try to get specific channel exclusively |
7bb587f4 ZG |
547 | * @chan: target channel |
548 | */ | |
549 | struct dma_chan *dma_get_slave_channel(struct dma_chan *chan) | |
550 | { | |
551 | int err = -EBUSY; | |
552 | ||
553 | /* lock against __dma_request_channel */ | |
554 | mutex_lock(&dma_list_mutex); | |
555 | ||
d9a6c8f5 | 556 | if (chan->client_count == 0) { |
7bb587f4 | 557 | err = dma_chan_get(chan); |
d9a6c8f5 VK |
558 | if (err) |
559 | pr_debug("%s: failed to get %s: (%d)\n", | |
560 | __func__, dma_chan_name(chan), err); | |
561 | } else | |
7bb587f4 ZG |
562 | chan = NULL; |
563 | ||
564 | mutex_unlock(&dma_list_mutex); | |
565 | ||
7bb587f4 ZG |
566 | |
567 | return chan; | |
568 | } | |
569 | EXPORT_SYMBOL_GPL(dma_get_slave_channel); | |
570 | ||
8010dad5 SW |
571 | struct dma_chan *dma_get_any_slave_channel(struct dma_device *device) |
572 | { | |
573 | dma_cap_mask_t mask; | |
574 | struct dma_chan *chan; | |
575 | int err; | |
576 | ||
577 | dma_cap_zero(mask); | |
578 | dma_cap_set(DMA_SLAVE, mask); | |
579 | ||
580 | /* lock against __dma_request_channel */ | |
581 | mutex_lock(&dma_list_mutex); | |
582 | ||
583 | chan = private_candidate(&mask, device, NULL, NULL); | |
584 | if (chan) { | |
63f89caa CF |
585 | dma_cap_set(DMA_PRIVATE, device->cap_mask); |
586 | device->privatecnt++; | |
8010dad5 SW |
587 | err = dma_chan_get(chan); |
588 | if (err) { | |
589 | pr_debug("%s: failed to get %s: (%d)\n", | |
590 | __func__, dma_chan_name(chan), err); | |
591 | chan = NULL; | |
63f89caa CF |
592 | if (--device->privatecnt == 0) |
593 | dma_cap_clear(DMA_PRIVATE, device->cap_mask); | |
8010dad5 SW |
594 | } |
595 | } | |
596 | ||
597 | mutex_unlock(&dma_list_mutex); | |
598 | ||
599 | return chan; | |
600 | } | |
601 | EXPORT_SYMBOL_GPL(dma_get_any_slave_channel); | |
602 | ||
59b5ec21 | 603 | /** |
6b9019a7 | 604 | * __dma_request_channel - try to allocate an exclusive channel |
59b5ec21 DW |
605 | * @mask: capabilities that the channel must satisfy |
606 | * @fn: optional callback to disposition available channels | |
607 | * @fn_param: opaque parameter to pass to dma_filter_fn | |
0ad7c000 SW |
608 | * |
609 | * Returns pointer to appropriate DMA channel on success or NULL. | |
59b5ec21 | 610 | */ |
a53e28da LPC |
611 | struct dma_chan *__dma_request_channel(const dma_cap_mask_t *mask, |
612 | dma_filter_fn fn, void *fn_param) | |
59b5ec21 DW |
613 | { |
614 | struct dma_device *device, *_d; | |
615 | struct dma_chan *chan = NULL; | |
59b5ec21 DW |
616 | int err; |
617 | ||
618 | /* Find a channel */ | |
619 | mutex_lock(&dma_list_mutex); | |
620 | list_for_each_entry_safe(device, _d, &dma_device_list, global_node) { | |
e2346677 DW |
621 | chan = private_candidate(mask, device, fn, fn_param); |
622 | if (chan) { | |
59b5ec21 DW |
623 | /* Found a suitable channel, try to grab, prep, and |
624 | * return it. We first set DMA_PRIVATE to disable | |
625 | * balance_ref_count as this channel will not be | |
626 | * published in the general-purpose allocator | |
627 | */ | |
628 | dma_cap_set(DMA_PRIVATE, device->cap_mask); | |
0f571515 | 629 | device->privatecnt++; |
59b5ec21 DW |
630 | err = dma_chan_get(chan); |
631 | ||
632 | if (err == -ENODEV) { | |
63433250 JP |
633 | pr_debug("%s: %s module removed\n", |
634 | __func__, dma_chan_name(chan)); | |
59b5ec21 DW |
635 | list_del_rcu(&device->global_node); |
636 | } else if (err) | |
d8b53489 | 637 | pr_debug("%s: failed to get %s: (%d)\n", |
63433250 | 638 | __func__, dma_chan_name(chan), err); |
59b5ec21 DW |
639 | else |
640 | break; | |
0f571515 AN |
641 | if (--device->privatecnt == 0) |
642 | dma_cap_clear(DMA_PRIVATE, device->cap_mask); | |
e2346677 DW |
643 | chan = NULL; |
644 | } | |
59b5ec21 DW |
645 | } |
646 | mutex_unlock(&dma_list_mutex); | |
647 | ||
63433250 JP |
648 | pr_debug("%s: %s (%s)\n", |
649 | __func__, | |
650 | chan ? "success" : "fail", | |
41d5e59c | 651 | chan ? dma_chan_name(chan) : NULL); |
59b5ec21 DW |
652 | |
653 | return chan; | |
654 | } | |
655 | EXPORT_SYMBOL_GPL(__dma_request_channel); | |
656 | ||
9a6cecc8 | 657 | /** |
19d643d6 | 658 | * dma_request_slave_channel_reason - try to allocate an exclusive slave channel |
9a6cecc8 JH |
659 | * @dev: pointer to client device structure |
660 | * @name: slave channel name | |
0ad7c000 SW |
661 | * |
662 | * Returns pointer to appropriate DMA channel on success or an error pointer. | |
9a6cecc8 | 663 | */ |
0ad7c000 SW |
664 | struct dma_chan *dma_request_slave_channel_reason(struct device *dev, |
665 | const char *name) | |
9a6cecc8 JH |
666 | { |
667 | /* If device-tree is present get slave info from here */ | |
668 | if (dev->of_node) | |
669 | return of_dma_request_slave_channel(dev->of_node, name); | |
670 | ||
4e82f5dd | 671 | /* If device was enumerated by ACPI get slave info from here */ |
0f6a928d AS |
672 | if (ACPI_HANDLE(dev)) |
673 | return acpi_dma_request_slave_chan_by_name(dev, name); | |
4e82f5dd | 674 | |
0ad7c000 SW |
675 | return ERR_PTR(-ENODEV); |
676 | } | |
677 | EXPORT_SYMBOL_GPL(dma_request_slave_channel_reason); | |
678 | ||
679 | /** | |
680 | * dma_request_slave_channel - try to allocate an exclusive slave channel | |
681 | * @dev: pointer to client device structure | |
682 | * @name: slave channel name | |
683 | * | |
684 | * Returns pointer to appropriate DMA channel on success or NULL. | |
685 | */ | |
686 | struct dma_chan *dma_request_slave_channel(struct device *dev, | |
687 | const char *name) | |
688 | { | |
689 | struct dma_chan *ch = dma_request_slave_channel_reason(dev, name); | |
690 | if (IS_ERR(ch)) | |
691 | return NULL; | |
692 | return ch; | |
9a6cecc8 JH |
693 | } |
694 | EXPORT_SYMBOL_GPL(dma_request_slave_channel); | |
695 | ||
59b5ec21 DW |
696 | void dma_release_channel(struct dma_chan *chan) |
697 | { | |
698 | mutex_lock(&dma_list_mutex); | |
699 | WARN_ONCE(chan->client_count != 1, | |
700 | "chan reference count %d != 1\n", chan->client_count); | |
701 | dma_chan_put(chan); | |
0f571515 AN |
702 | /* drop PRIVATE cap enabled by __dma_request_channel() */ |
703 | if (--chan->device->privatecnt == 0) | |
704 | dma_cap_clear(DMA_PRIVATE, chan->device->cap_mask); | |
59b5ec21 DW |
705 | mutex_unlock(&dma_list_mutex); |
706 | } | |
707 | EXPORT_SYMBOL_GPL(dma_release_channel); | |
708 | ||
d379b01e | 709 | /** |
209b84a8 | 710 | * dmaengine_get - register interest in dma_channels |
d379b01e | 711 | */ |
209b84a8 | 712 | void dmaengine_get(void) |
d379b01e | 713 | { |
6f49a57a DW |
714 | struct dma_device *device, *_d; |
715 | struct dma_chan *chan; | |
716 | int err; | |
717 | ||
c13c8260 | 718 | mutex_lock(&dma_list_mutex); |
6f49a57a DW |
719 | dmaengine_ref_count++; |
720 | ||
721 | /* try to grab channels */ | |
59b5ec21 DW |
722 | list_for_each_entry_safe(device, _d, &dma_device_list, global_node) { |
723 | if (dma_has_cap(DMA_PRIVATE, device->cap_mask)) | |
724 | continue; | |
6f49a57a DW |
725 | list_for_each_entry(chan, &device->channels, device_node) { |
726 | err = dma_chan_get(chan); | |
727 | if (err == -ENODEV) { | |
728 | /* module removed before we could use it */ | |
2ba05622 | 729 | list_del_rcu(&device->global_node); |
6f49a57a DW |
730 | break; |
731 | } else if (err) | |
0eb5a358 | 732 | pr_debug("%s: failed to get %s: (%d)\n", |
63433250 | 733 | __func__, dma_chan_name(chan), err); |
6f49a57a | 734 | } |
59b5ec21 | 735 | } |
6f49a57a | 736 | |
bec08513 DW |
737 | /* if this is the first reference and there were channels |
738 | * waiting we need to rebalance to get those channels | |
739 | * incorporated into the channel table | |
740 | */ | |
741 | if (dmaengine_ref_count == 1) | |
742 | dma_channel_rebalance(); | |
c13c8260 | 743 | mutex_unlock(&dma_list_mutex); |
c13c8260 | 744 | } |
209b84a8 | 745 | EXPORT_SYMBOL(dmaengine_get); |
c13c8260 CL |
746 | |
747 | /** | |
209b84a8 | 748 | * dmaengine_put - let dma drivers be removed when ref_count == 0 |
c13c8260 | 749 | */ |
209b84a8 | 750 | void dmaengine_put(void) |
c13c8260 | 751 | { |
d379b01e | 752 | struct dma_device *device; |
c13c8260 CL |
753 | struct dma_chan *chan; |
754 | ||
c13c8260 | 755 | mutex_lock(&dma_list_mutex); |
6f49a57a DW |
756 | dmaengine_ref_count--; |
757 | BUG_ON(dmaengine_ref_count < 0); | |
758 | /* drop channel references */ | |
59b5ec21 DW |
759 | list_for_each_entry(device, &dma_device_list, global_node) { |
760 | if (dma_has_cap(DMA_PRIVATE, device->cap_mask)) | |
761 | continue; | |
6f49a57a DW |
762 | list_for_each_entry(chan, &device->channels, device_node) |
763 | dma_chan_put(chan); | |
59b5ec21 | 764 | } |
c13c8260 | 765 | mutex_unlock(&dma_list_mutex); |
c13c8260 | 766 | } |
209b84a8 | 767 | EXPORT_SYMBOL(dmaengine_put); |
c13c8260 | 768 | |
138f4c35 DW |
769 | static bool device_has_all_tx_types(struct dma_device *device) |
770 | { | |
771 | /* A device that satisfies this test has channels that will never cause | |
772 | * an async_tx channel switch event as all possible operation types can | |
773 | * be handled. | |
774 | */ | |
775 | #ifdef CONFIG_ASYNC_TX_DMA | |
776 | if (!dma_has_cap(DMA_INTERRUPT, device->cap_mask)) | |
777 | return false; | |
778 | #endif | |
779 | ||
780 | #if defined(CONFIG_ASYNC_MEMCPY) || defined(CONFIG_ASYNC_MEMCPY_MODULE) | |
781 | if (!dma_has_cap(DMA_MEMCPY, device->cap_mask)) | |
782 | return false; | |
783 | #endif | |
784 | ||
138f4c35 DW |
785 | #if defined(CONFIG_ASYNC_XOR) || defined(CONFIG_ASYNC_XOR_MODULE) |
786 | if (!dma_has_cap(DMA_XOR, device->cap_mask)) | |
787 | return false; | |
7b3cc2b1 DW |
788 | |
789 | #ifndef CONFIG_ASYNC_TX_DISABLE_XOR_VAL_DMA | |
4499a24d DW |
790 | if (!dma_has_cap(DMA_XOR_VAL, device->cap_mask)) |
791 | return false; | |
138f4c35 | 792 | #endif |
7b3cc2b1 | 793 | #endif |
138f4c35 DW |
794 | |
795 | #if defined(CONFIG_ASYNC_PQ) || defined(CONFIG_ASYNC_PQ_MODULE) | |
796 | if (!dma_has_cap(DMA_PQ, device->cap_mask)) | |
797 | return false; | |
7b3cc2b1 DW |
798 | |
799 | #ifndef CONFIG_ASYNC_TX_DISABLE_PQ_VAL_DMA | |
4499a24d DW |
800 | if (!dma_has_cap(DMA_PQ_VAL, device->cap_mask)) |
801 | return false; | |
138f4c35 | 802 | #endif |
7b3cc2b1 | 803 | #endif |
138f4c35 DW |
804 | |
805 | return true; | |
806 | } | |
807 | ||
257b17ca DW |
808 | static int get_dma_id(struct dma_device *device) |
809 | { | |
810 | int rc; | |
811 | ||
257b17ca | 812 | mutex_lock(&dma_list_mutex); |
257b17ca | 813 | |
69ee266b TH |
814 | rc = idr_alloc(&dma_idr, NULL, 0, 0, GFP_KERNEL); |
815 | if (rc >= 0) | |
816 | device->dev_id = rc; | |
817 | ||
818 | mutex_unlock(&dma_list_mutex); | |
819 | return rc < 0 ? rc : 0; | |
257b17ca DW |
820 | } |
821 | ||
c13c8260 | 822 | /** |
6508871e | 823 | * dma_async_device_register - registers DMA devices found |
c13c8260 CL |
824 | * @device: &dma_device |
825 | */ | |
826 | int dma_async_device_register(struct dma_device *device) | |
827 | { | |
ff487fb7 | 828 | int chancnt = 0, rc; |
c13c8260 | 829 | struct dma_chan* chan; |
864498aa | 830 | atomic_t *idr_ref; |
c13c8260 CL |
831 | |
832 | if (!device) | |
833 | return -ENODEV; | |
834 | ||
7405f74b DW |
835 | /* validate device routines */ |
836 | BUG_ON(dma_has_cap(DMA_MEMCPY, device->cap_mask) && | |
837 | !device->device_prep_dma_memcpy); | |
838 | BUG_ON(dma_has_cap(DMA_XOR, device->cap_mask) && | |
839 | !device->device_prep_dma_xor); | |
099f53cb DW |
840 | BUG_ON(dma_has_cap(DMA_XOR_VAL, device->cap_mask) && |
841 | !device->device_prep_dma_xor_val); | |
b2f46fd8 DW |
842 | BUG_ON(dma_has_cap(DMA_PQ, device->cap_mask) && |
843 | !device->device_prep_dma_pq); | |
844 | BUG_ON(dma_has_cap(DMA_PQ_VAL, device->cap_mask) && | |
845 | !device->device_prep_dma_pq_val); | |
4983a501 MR |
846 | BUG_ON(dma_has_cap(DMA_MEMSET, device->cap_mask) && |
847 | !device->device_prep_dma_memset); | |
9b941c66 | 848 | BUG_ON(dma_has_cap(DMA_INTERRUPT, device->cap_mask) && |
7405f74b | 849 | !device->device_prep_dma_interrupt); |
a86ee03c IS |
850 | BUG_ON(dma_has_cap(DMA_SG, device->cap_mask) && |
851 | !device->device_prep_dma_sg); | |
782bc950 SH |
852 | BUG_ON(dma_has_cap(DMA_CYCLIC, device->cap_mask) && |
853 | !device->device_prep_dma_cyclic); | |
b14dab79 JB |
854 | BUG_ON(dma_has_cap(DMA_INTERLEAVE, device->cap_mask) && |
855 | !device->device_prep_interleaved_dma); | |
7405f74b | 856 | |
07934481 | 857 | BUG_ON(!device->device_tx_status); |
7405f74b DW |
858 | BUG_ON(!device->device_issue_pending); |
859 | BUG_ON(!device->dev); | |
860 | ||
138f4c35 | 861 | /* note: this only matters in the |
5fc6d897 | 862 | * CONFIG_ASYNC_TX_ENABLE_CHANNEL_SWITCH=n case |
138f4c35 DW |
863 | */ |
864 | if (device_has_all_tx_types(device)) | |
865 | dma_cap_set(DMA_ASYNC_TX, device->cap_mask); | |
866 | ||
864498aa DW |
867 | idr_ref = kmalloc(sizeof(*idr_ref), GFP_KERNEL); |
868 | if (!idr_ref) | |
869 | return -ENOMEM; | |
257b17ca DW |
870 | rc = get_dma_id(device); |
871 | if (rc != 0) { | |
872 | kfree(idr_ref); | |
864498aa | 873 | return rc; |
257b17ca DW |
874 | } |
875 | ||
876 | atomic_set(idr_ref, 0); | |
c13c8260 CL |
877 | |
878 | /* represent channels in sysfs. Probably want devs too */ | |
879 | list_for_each_entry(chan, &device->channels, device_node) { | |
257b17ca | 880 | rc = -ENOMEM; |
c13c8260 CL |
881 | chan->local = alloc_percpu(typeof(*chan->local)); |
882 | if (chan->local == NULL) | |
257b17ca | 883 | goto err_out; |
41d5e59c DW |
884 | chan->dev = kzalloc(sizeof(*chan->dev), GFP_KERNEL); |
885 | if (chan->dev == NULL) { | |
886 | free_percpu(chan->local); | |
257b17ca DW |
887 | chan->local = NULL; |
888 | goto err_out; | |
41d5e59c | 889 | } |
c13c8260 CL |
890 | |
891 | chan->chan_id = chancnt++; | |
41d5e59c DW |
892 | chan->dev->device.class = &dma_devclass; |
893 | chan->dev->device.parent = device->dev; | |
894 | chan->dev->chan = chan; | |
864498aa DW |
895 | chan->dev->idr_ref = idr_ref; |
896 | chan->dev->dev_id = device->dev_id; | |
897 | atomic_inc(idr_ref); | |
41d5e59c | 898 | dev_set_name(&chan->dev->device, "dma%dchan%d", |
06190d84 | 899 | device->dev_id, chan->chan_id); |
c13c8260 | 900 | |
41d5e59c | 901 | rc = device_register(&chan->dev->device); |
ff487fb7 | 902 | if (rc) { |
ff487fb7 JG |
903 | free_percpu(chan->local); |
904 | chan->local = NULL; | |
257b17ca DW |
905 | kfree(chan->dev); |
906 | atomic_dec(idr_ref); | |
ff487fb7 JG |
907 | goto err_out; |
908 | } | |
7cc5bf9a | 909 | chan->client_count = 0; |
c13c8260 | 910 | } |
59b5ec21 | 911 | device->chancnt = chancnt; |
c13c8260 CL |
912 | |
913 | mutex_lock(&dma_list_mutex); | |
59b5ec21 DW |
914 | /* take references on public channels */ |
915 | if (dmaengine_ref_count && !dma_has_cap(DMA_PRIVATE, device->cap_mask)) | |
6f49a57a DW |
916 | list_for_each_entry(chan, &device->channels, device_node) { |
917 | /* if clients are already waiting for channels we need | |
918 | * to take references on their behalf | |
919 | */ | |
920 | if (dma_chan_get(chan) == -ENODEV) { | |
921 | /* note we can only get here for the first | |
922 | * channel as the remaining channels are | |
923 | * guaranteed to get a reference | |
924 | */ | |
925 | rc = -ENODEV; | |
926 | mutex_unlock(&dma_list_mutex); | |
927 | goto err_out; | |
928 | } | |
929 | } | |
2ba05622 | 930 | list_add_tail_rcu(&device->global_node, &dma_device_list); |
0f571515 AN |
931 | if (dma_has_cap(DMA_PRIVATE, device->cap_mask)) |
932 | device->privatecnt++; /* Always private */ | |
bec08513 | 933 | dma_channel_rebalance(); |
c13c8260 CL |
934 | mutex_unlock(&dma_list_mutex); |
935 | ||
c13c8260 | 936 | return 0; |
ff487fb7 JG |
937 | |
938 | err_out: | |
257b17ca DW |
939 | /* if we never registered a channel just release the idr */ |
940 | if (atomic_read(idr_ref) == 0) { | |
941 | mutex_lock(&dma_list_mutex); | |
942 | idr_remove(&dma_idr, device->dev_id); | |
943 | mutex_unlock(&dma_list_mutex); | |
944 | kfree(idr_ref); | |
945 | return rc; | |
946 | } | |
947 | ||
ff487fb7 JG |
948 | list_for_each_entry(chan, &device->channels, device_node) { |
949 | if (chan->local == NULL) | |
950 | continue; | |
41d5e59c DW |
951 | mutex_lock(&dma_list_mutex); |
952 | chan->dev->chan = NULL; | |
953 | mutex_unlock(&dma_list_mutex); | |
954 | device_unregister(&chan->dev->device); | |
ff487fb7 JG |
955 | free_percpu(chan->local); |
956 | } | |
957 | return rc; | |
c13c8260 | 958 | } |
765e3d8a | 959 | EXPORT_SYMBOL(dma_async_device_register); |
c13c8260 | 960 | |
6508871e | 961 | /** |
6f49a57a | 962 | * dma_async_device_unregister - unregister a DMA device |
6508871e | 963 | * @device: &dma_device |
f27c580c DW |
964 | * |
965 | * This routine is called by dma driver exit routines, dmaengine holds module | |
966 | * references to prevent it being called while channels are in use. | |
6508871e RD |
967 | */ |
968 | void dma_async_device_unregister(struct dma_device *device) | |
c13c8260 CL |
969 | { |
970 | struct dma_chan *chan; | |
c13c8260 CL |
971 | |
972 | mutex_lock(&dma_list_mutex); | |
2ba05622 | 973 | list_del_rcu(&device->global_node); |
bec08513 | 974 | dma_channel_rebalance(); |
c13c8260 CL |
975 | mutex_unlock(&dma_list_mutex); |
976 | ||
977 | list_for_each_entry(chan, &device->channels, device_node) { | |
6f49a57a DW |
978 | WARN_ONCE(chan->client_count, |
979 | "%s called while %d clients hold a reference\n", | |
980 | __func__, chan->client_count); | |
41d5e59c DW |
981 | mutex_lock(&dma_list_mutex); |
982 | chan->dev->chan = NULL; | |
983 | mutex_unlock(&dma_list_mutex); | |
984 | device_unregister(&chan->dev->device); | |
adef4772 | 985 | free_percpu(chan->local); |
c13c8260 | 986 | } |
c13c8260 | 987 | } |
765e3d8a | 988 | EXPORT_SYMBOL(dma_async_device_unregister); |
c13c8260 | 989 | |
45c463ae DW |
990 | struct dmaengine_unmap_pool { |
991 | struct kmem_cache *cache; | |
992 | const char *name; | |
993 | mempool_t *pool; | |
994 | size_t size; | |
995 | }; | |
7405f74b | 996 | |
45c463ae DW |
997 | #define __UNMAP_POOL(x) { .size = x, .name = "dmaengine-unmap-" __stringify(x) } |
998 | static struct dmaengine_unmap_pool unmap_pool[] = { | |
999 | __UNMAP_POOL(2), | |
3cc377b9 | 1000 | #if IS_ENABLED(CONFIG_DMA_ENGINE_RAID) |
45c463ae DW |
1001 | __UNMAP_POOL(16), |
1002 | __UNMAP_POOL(128), | |
1003 | __UNMAP_POOL(256), | |
1004 | #endif | |
1005 | }; | |
0036731c | 1006 | |
45c463ae DW |
1007 | static struct dmaengine_unmap_pool *__get_unmap_pool(int nr) |
1008 | { | |
1009 | int order = get_count_order(nr); | |
1010 | ||
1011 | switch (order) { | |
1012 | case 0 ... 1: | |
1013 | return &unmap_pool[0]; | |
1014 | case 2 ... 4: | |
1015 | return &unmap_pool[1]; | |
1016 | case 5 ... 7: | |
1017 | return &unmap_pool[2]; | |
1018 | case 8: | |
1019 | return &unmap_pool[3]; | |
1020 | default: | |
1021 | BUG(); | |
1022 | return NULL; | |
0036731c | 1023 | } |
45c463ae | 1024 | } |
7405f74b | 1025 | |
45c463ae DW |
1026 | static void dmaengine_unmap(struct kref *kref) |
1027 | { | |
1028 | struct dmaengine_unmap_data *unmap = container_of(kref, typeof(*unmap), kref); | |
1029 | struct device *dev = unmap->dev; | |
1030 | int cnt, i; | |
1031 | ||
1032 | cnt = unmap->to_cnt; | |
1033 | for (i = 0; i < cnt; i++) | |
1034 | dma_unmap_page(dev, unmap->addr[i], unmap->len, | |
1035 | DMA_TO_DEVICE); | |
1036 | cnt += unmap->from_cnt; | |
1037 | for (; i < cnt; i++) | |
1038 | dma_unmap_page(dev, unmap->addr[i], unmap->len, | |
1039 | DMA_FROM_DEVICE); | |
1040 | cnt += unmap->bidi_cnt; | |
7476bd79 DW |
1041 | for (; i < cnt; i++) { |
1042 | if (unmap->addr[i] == 0) | |
1043 | continue; | |
45c463ae DW |
1044 | dma_unmap_page(dev, unmap->addr[i], unmap->len, |
1045 | DMA_BIDIRECTIONAL); | |
7476bd79 | 1046 | } |
c1f43dd9 | 1047 | cnt = unmap->map_cnt; |
45c463ae DW |
1048 | mempool_free(unmap, __get_unmap_pool(cnt)->pool); |
1049 | } | |
7405f74b | 1050 | |
45c463ae DW |
1051 | void dmaengine_unmap_put(struct dmaengine_unmap_data *unmap) |
1052 | { | |
1053 | if (unmap) | |
1054 | kref_put(&unmap->kref, dmaengine_unmap); | |
1055 | } | |
1056 | EXPORT_SYMBOL_GPL(dmaengine_unmap_put); | |
7405f74b | 1057 | |
45c463ae DW |
1058 | static void dmaengine_destroy_unmap_pool(void) |
1059 | { | |
1060 | int i; | |
1061 | ||
1062 | for (i = 0; i < ARRAY_SIZE(unmap_pool); i++) { | |
1063 | struct dmaengine_unmap_pool *p = &unmap_pool[i]; | |
1064 | ||
1065 | if (p->pool) | |
1066 | mempool_destroy(p->pool); | |
1067 | p->pool = NULL; | |
1068 | if (p->cache) | |
1069 | kmem_cache_destroy(p->cache); | |
1070 | p->cache = NULL; | |
1071 | } | |
7405f74b | 1072 | } |
7405f74b | 1073 | |
45c463ae | 1074 | static int __init dmaengine_init_unmap_pool(void) |
7405f74b | 1075 | { |
45c463ae | 1076 | int i; |
7405f74b | 1077 | |
45c463ae DW |
1078 | for (i = 0; i < ARRAY_SIZE(unmap_pool); i++) { |
1079 | struct dmaengine_unmap_pool *p = &unmap_pool[i]; | |
1080 | size_t size; | |
0036731c | 1081 | |
45c463ae DW |
1082 | size = sizeof(struct dmaengine_unmap_data) + |
1083 | sizeof(dma_addr_t) * p->size; | |
1084 | ||
1085 | p->cache = kmem_cache_create(p->name, size, 0, | |
1086 | SLAB_HWCACHE_ALIGN, NULL); | |
1087 | if (!p->cache) | |
1088 | break; | |
1089 | p->pool = mempool_create_slab_pool(1, p->cache); | |
1090 | if (!p->pool) | |
1091 | break; | |
0036731c | 1092 | } |
7405f74b | 1093 | |
45c463ae DW |
1094 | if (i == ARRAY_SIZE(unmap_pool)) |
1095 | return 0; | |
7405f74b | 1096 | |
45c463ae DW |
1097 | dmaengine_destroy_unmap_pool(); |
1098 | return -ENOMEM; | |
1099 | } | |
7405f74b | 1100 | |
89716462 | 1101 | struct dmaengine_unmap_data * |
45c463ae DW |
1102 | dmaengine_get_unmap_data(struct device *dev, int nr, gfp_t flags) |
1103 | { | |
1104 | struct dmaengine_unmap_data *unmap; | |
1105 | ||
1106 | unmap = mempool_alloc(__get_unmap_pool(nr)->pool, flags); | |
1107 | if (!unmap) | |
1108 | return NULL; | |
1109 | ||
1110 | memset(unmap, 0, sizeof(*unmap)); | |
1111 | kref_init(&unmap->kref); | |
1112 | unmap->dev = dev; | |
c1f43dd9 | 1113 | unmap->map_cnt = nr; |
45c463ae DW |
1114 | |
1115 | return unmap; | |
7405f74b | 1116 | } |
89716462 | 1117 | EXPORT_SYMBOL(dmaengine_get_unmap_data); |
7405f74b | 1118 | |
7405f74b DW |
1119 | void dma_async_tx_descriptor_init(struct dma_async_tx_descriptor *tx, |
1120 | struct dma_chan *chan) | |
1121 | { | |
1122 | tx->chan = chan; | |
5fc6d897 | 1123 | #ifdef CONFIG_ASYNC_TX_ENABLE_CHANNEL_SWITCH |
7405f74b | 1124 | spin_lock_init(&tx->lock); |
caa20d97 | 1125 | #endif |
7405f74b DW |
1126 | } |
1127 | EXPORT_SYMBOL(dma_async_tx_descriptor_init); | |
1128 | ||
07f2211e DW |
1129 | /* dma_wait_for_async_tx - spin wait for a transaction to complete |
1130 | * @tx: in-flight transaction to wait on | |
07f2211e DW |
1131 | */ |
1132 | enum dma_status | |
1133 | dma_wait_for_async_tx(struct dma_async_tx_descriptor *tx) | |
1134 | { | |
95475e57 | 1135 | unsigned long dma_sync_wait_timeout = jiffies + msecs_to_jiffies(5000); |
07f2211e DW |
1136 | |
1137 | if (!tx) | |
adfedd9a | 1138 | return DMA_COMPLETE; |
07f2211e | 1139 | |
95475e57 DW |
1140 | while (tx->cookie == -EBUSY) { |
1141 | if (time_after_eq(jiffies, dma_sync_wait_timeout)) { | |
1142 | pr_err("%s timeout waiting for descriptor submission\n", | |
63433250 | 1143 | __func__); |
95475e57 DW |
1144 | return DMA_ERROR; |
1145 | } | |
1146 | cpu_relax(); | |
1147 | } | |
1148 | return dma_sync_wait(tx->chan, tx->cookie); | |
07f2211e DW |
1149 | } |
1150 | EXPORT_SYMBOL_GPL(dma_wait_for_async_tx); | |
1151 | ||
1152 | /* dma_run_dependencies - helper routine for dma drivers to process | |
1153 | * (start) dependent operations on their target channel | |
1154 | * @tx: transaction with dependencies | |
1155 | */ | |
1156 | void dma_run_dependencies(struct dma_async_tx_descriptor *tx) | |
1157 | { | |
caa20d97 | 1158 | struct dma_async_tx_descriptor *dep = txd_next(tx); |
07f2211e DW |
1159 | struct dma_async_tx_descriptor *dep_next; |
1160 | struct dma_chan *chan; | |
1161 | ||
1162 | if (!dep) | |
1163 | return; | |
1164 | ||
dd59b853 | 1165 | /* we'll submit tx->next now, so clear the link */ |
caa20d97 | 1166 | txd_clear_next(tx); |
07f2211e DW |
1167 | chan = dep->chan; |
1168 | ||
1169 | /* keep submitting up until a channel switch is detected | |
1170 | * in that case we will be called again as a result of | |
1171 | * processing the interrupt from async_tx_channel_switch | |
1172 | */ | |
1173 | for (; dep; dep = dep_next) { | |
caa20d97 DW |
1174 | txd_lock(dep); |
1175 | txd_clear_parent(dep); | |
1176 | dep_next = txd_next(dep); | |
07f2211e | 1177 | if (dep_next && dep_next->chan == chan) |
caa20d97 | 1178 | txd_clear_next(dep); /* ->next will be submitted */ |
07f2211e DW |
1179 | else |
1180 | dep_next = NULL; /* submit current dep and terminate */ | |
caa20d97 | 1181 | txd_unlock(dep); |
07f2211e DW |
1182 | |
1183 | dep->tx_submit(dep); | |
1184 | } | |
1185 | ||
1186 | chan->device->device_issue_pending(chan); | |
1187 | } | |
1188 | EXPORT_SYMBOL_GPL(dma_run_dependencies); | |
1189 | ||
c13c8260 CL |
1190 | static int __init dma_bus_init(void) |
1191 | { | |
45c463ae DW |
1192 | int err = dmaengine_init_unmap_pool(); |
1193 | ||
1194 | if (err) | |
1195 | return err; | |
c13c8260 CL |
1196 | return class_register(&dma_devclass); |
1197 | } | |
652afc27 | 1198 | arch_initcall(dma_bus_init); |
c13c8260 | 1199 | |
bec08513 | 1200 |