[linux-2.6-block.git] / drivers / crypto / chelsio / chcr_core.h

/*
 * This file is part of the Chelsio T6 Crypto driver for Linux.
 *
 * Copyright (c) 2003-2016 Chelsio Communications, Inc. All rights reserved.
 *
 * This software is available to you under a choice of one of two
 * licenses.  You may choose to be licensed under the terms of the GNU
 * General Public License (GPL) Version 2, available from the file
 * COPYING in the main directory of this source tree, or the
 * OpenIB.org BSD license below:
 *
 *     Redistribution and use in source and binary forms, with or
 *     without modification, are permitted provided that the following
 *     conditions are met:
 *
 *      - Redistributions of source code must retain the above
 *        copyright notice, this list of conditions and the following
 *        disclaimer.
 *
 *      - Redistributions in binary form must reproduce the above
 *        copyright notice, this list of conditions and the following
 *        disclaimer in the documentation and/or other materials
 *        provided with the distribution.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
 * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
 * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
 * SOFTWARE.
 *
 */

#ifndef __CHCR_CORE_H__
#define __CHCR_CORE_H__

#include <crypto/algapi.h>
#include "t4_hw.h"
#include "cxgb4.h"
#include "t4_msg.h"
#include "cxgb4_uld.h"

#define DRV_MODULE_NAME "chcr"
#define DRV_VERSION "1.0.0.0"

#define MAX_PENDING_REQ_TO_HW 20
#define CHCR_TEST_RESPONSE_TIMEOUT 1000
#define WQ_DETACH_TM	(msecs_to_jiffies(50))
#define PAD_ERROR_BIT		1
#define CHK_PAD_ERR_BIT(x)	(((x) >> PAD_ERROR_BIT) & 1)

#define MAC_ERROR_BIT		0
#define CHK_MAC_ERR_BIT(x)	(((x) >> MAC_ERROR_BIT) & 1)
#define MAX_SALT                4
#define CIP_WR_MIN_LEN (sizeof(struct chcr_wr) + \
		    sizeof(struct cpl_rx_phys_dsgl) + \
		    sizeof(struct ulptx_sgl) + 16) //IV

#define HASH_WR_MIN_LEN (sizeof(struct chcr_wr) + \
			DUMMY_BYTES + \
		    sizeof(struct ulptx_sgl))
struct uld_ctx;

struct _key_ctx {
	__be32 ctx_hdr;
	u8 salt[MAX_SALT];
	__be64 iv_to_auth;
	unsigned char key[0];
};

#define KEYCTX_TX_WR_IV_S  55
#define KEYCTX_TX_WR_IV_M  0x1ffULL
#define KEYCTX_TX_WR_IV_V(x) ((x) << KEYCTX_TX_WR_IV_S)
#define KEYCTX_TX_WR_IV_G(x) \
	(((x) >> KEYCTX_TX_WR_IV_S) & KEYCTX_TX_WR_IV_M)

#define KEYCTX_TX_WR_AAD_S 47
#define KEYCTX_TX_WR_AAD_M 0xffULL
#define KEYCTX_TX_WR_AAD_V(x) ((x) << KEYCTX_TX_WR_AAD_S)
#define KEYCTX_TX_WR_AAD_G(x) (((x) >> KEYCTX_TX_WR_AAD_S) & \
				KEYCTX_TX_WR_AAD_M)

#define KEYCTX_TX_WR_AADST_S 39
#define KEYCTX_TX_WR_AADST_M 0xffULL
#define KEYCTX_TX_WR_AADST_V(x) ((x) << KEYCTX_TX_WR_AADST_S)
#define KEYCTX_TX_WR_AADST_G(x) \
	(((x) >> KEYCTX_TX_WR_AADST_S) & KEYCTX_TX_WR_AADST_M)

#define KEYCTX_TX_WR_CIPHER_S 30
#define KEYCTX_TX_WR_CIPHER_M 0x1ffULL
#define KEYCTX_TX_WR_CIPHER_V(x) ((x) << KEYCTX_TX_WR_CIPHER_S)
#define KEYCTX_TX_WR_CIPHER_G(x) \
	(((x) >> KEYCTX_TX_WR_CIPHER_S) & KEYCTX_TX_WR_CIPHER_M)

#define KEYCTX_TX_WR_CIPHERST_S 23
#define KEYCTX_TX_WR_CIPHERST_M 0x7f
#define KEYCTX_TX_WR_CIPHERST_V(x) ((x) << KEYCTX_TX_WR_CIPHERST_S)
#define KEYCTX_TX_WR_CIPHERST_G(x) \
	(((x) >> KEYCTX_TX_WR_CIPHERST_S) & KEYCTX_TX_WR_CIPHERST_M)

#define KEYCTX_TX_WR_AUTH_S 14
#define KEYCTX_TX_WR_AUTH_M 0x1ff
#define KEYCTX_TX_WR_AUTH_V(x) ((x) << KEYCTX_TX_WR_AUTH_S)
#define KEYCTX_TX_WR_AUTH_G(x) \
	(((x) >> KEYCTX_TX_WR_AUTH_S) & KEYCTX_TX_WR_AUTH_M)

#define KEYCTX_TX_WR_AUTHST_S 7
#define KEYCTX_TX_WR_AUTHST_M 0x7f
#define KEYCTX_TX_WR_AUTHST_V(x) ((x) << KEYCTX_TX_WR_AUTHST_S)
#define KEYCTX_TX_WR_AUTHST_G(x) \
	(((x) >> KEYCTX_TX_WR_AUTHST_S) & KEYCTX_TX_WR_AUTHST_M)

#define KEYCTX_TX_WR_AUTHIN_S 0
#define KEYCTX_TX_WR_AUTHIN_M 0x7f
#define KEYCTX_TX_WR_AUTHIN_V(x) ((x) << KEYCTX_TX_WR_AUTHIN_S)
#define KEYCTX_TX_WR_AUTHIN_G(x) \
	(((x) >> KEYCTX_TX_WR_AUTHIN_S) & KEYCTX_TX_WR_AUTHIN_M)

#define WQ_RETRY	5
struct chcr_driver_data {
	struct list_head act_dev;
	struct list_head inact_dev;
	atomic_t dev_count;
	struct mutex drv_mutex;
	struct uld_ctx *last_dev;
};

enum chcr_state {
	CHCR_INIT = 0,
	CHCR_ATTACH,
	CHCR_DETACH,
};
struct chcr_wr {
	struct fw_crypto_lookaside_wr wreq;
	struct ulp_txpkt ulptx;
	struct ulptx_idata sc_imm;
	struct cpl_tx_sec_pdu sec_cpl;
	struct _key_ctx key_ctx;
};

struct chcr_dev {
	spinlock_t lock_chcr_dev;
	enum chcr_state state;
	atomic_t inflight;
	int wqretry;
	struct delayed_work detach_work;
	struct completion detach_comp;
	unsigned char tx_channel_id;
};

struct uld_ctx {
	struct list_head entry;
	struct cxgb4_lld_info lldi;
	struct chcr_dev dev;
};

struct sge_opaque_hdr {
	void *dev;
	dma_addr_t addr[MAX_SKB_FRAGS + 1];
};

struct chcr_ipsec_req {
	struct ulp_txpkt ulptx;
	struct ulptx_idata sc_imm;
	struct cpl_tx_sec_pdu sec_cpl;
	struct _key_ctx key_ctx;
};

struct chcr_ipsec_wr {
	struct fw_ulptx_wr wreq;
	struct chcr_ipsec_req req;
};

#define ESN_IV_INSERT_OFFSET 12
struct chcr_ipsec_aadiv {
	__be32 spi;
	u8 seq_no[8];
	u8 iv[8];
};

struct ipsec_sa_entry {
	int hmac_ctrl;
	u16 esn;
	u16 imm;
	unsigned int enckey_len;
	unsigned int kctx_len;
	unsigned int authsize;
	__be32 key_ctx_hdr;
	char salt[MAX_SALT];
	char key[2 * AES_MAX_KEY_SIZE];
};

/*
 *      sgl_len - calculates the size of an SGL of the given capacity
 *      @n: the number of SGL entries
 *      Calculates the number of flits needed for a scatter/gather list that
 *      can hold the given number of entries.
 */
static inline unsigned int sgl_len(unsigned int n)
{
	n--;
	return (3 * n) / 2 + (n & 1) + 2;
}

static inline void *padap(struct chcr_dev *dev)
{
	struct uld_ctx *u_ctx = container_of(dev, struct uld_ctx, dev);

	return pci_get_drvdata(u_ctx->lldi.pdev);
}

struct uld_ctx *assign_chcr_device(void);
int chcr_send_wr(struct sk_buff *skb);
int start_crypto(void);
int stop_crypto(void);
int chcr_uld_rx_handler(void *handle, const __be64 *rsp,
			const struct pkt_gl *pgl);
int chcr_uld_tx_handler(struct sk_buff *skb, struct net_device *dev);
int chcr_handle_resp(struct crypto_async_request *req, unsigned char *input,
		     int err);
int chcr_ipsec_xmit(struct sk_buff *skb, struct net_device *dev);
void chcr_add_xfrmops(const struct cxgb4_lld_info *lld);
#endif /* __CHCR_CORE_H__ */
Commit	Line	Data
324429d7 HS	1	/*
	2	* This file is part of the Chelsio T6 Crypto driver for Linux.
	3	*
	4	* Copyright (c) 2003-2016 Chelsio Communications, Inc. All rights reserved.
	5	*
	6	* This software is available to you under a choice of one of two
	7	* licenses. You may choose to be licensed under the terms of the GNU
	8	* General Public License (GPL) Version 2, available from the file
	9	* COPYING in the main directory of this source tree, or the
	10	* OpenIB.org BSD license below:
	11	*
	12	* Redistribution and use in source and binary forms, with or
	13	* without modification, are permitted provided that the following
	14	* conditions are met:
	15	*
	16	* - Redistributions of source code must retain the above
	17	* copyright notice, this list of conditions and the following
	18	* disclaimer.
	19	*
	20	* - Redistributions in binary form must reproduce the above
	21	* copyright notice, this list of conditions and the following
	22	* disclaimer in the documentation and/or other materials
	23	* provided with the distribution.
	24	*
	25	* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
	26	* EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
	27	* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
	28	* NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
	29	* BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
	30	* ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
	31	* CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
	32	* SOFTWARE.
	33	*
	34	*/
	35
	36	#ifndef __CHCR_CORE_H__
	37	#define __CHCR_CORE_H__
	38
	39	#include <crypto/algapi.h>
	40	#include "t4_hw.h"
	41	#include "cxgb4.h"
6dad4e8a	42	#include "t4_msg.h"
324429d7 HS	43	#include "cxgb4_uld.h"
	44
	45	#define DRV_MODULE_NAME "chcr"
	46	#define DRV_VERSION "1.0.0.0"
	47
	48	#define MAX_PENDING_REQ_TO_HW 20
	49	#define CHCR_TEST_RESPONSE_TIMEOUT 1000
fef4912b	50	#define WQ_DETACH_TM (msecs_to_jiffies(50))
324429d7 HS	51	#define PAD_ERROR_BIT 1
	52	#define CHK_PAD_ERR_BIT(x) (((x) >> PAD_ERROR_BIT) & 1)
	53
	54	#define MAC_ERROR_BIT 0
	55	#define CHK_MAC_ERR_BIT(x) (((x) >> MAC_ERROR_BIT) & 1)
358961d1	56	#define MAX_SALT 4
5110e655	57	#define CIP_WR_MIN_LEN (sizeof(struct chcr_wr) + \
b8fd1f41	58	sizeof(struct cpl_rx_phys_dsgl) + \
335bcc4a	59	sizeof(struct ulptx_sgl) + 16) //IV
324429d7	60
5110e655 HJ	61	#define HASH_WR_MIN_LEN (sizeof(struct chcr_wr) + \
	62	DUMMY_BYTES + \
	63	sizeof(struct ulptx_sgl))
324429d7 HS	64	struct uld_ctx;
324429d7 HS	65
358961d1 HJ	66	struct _key_ctx {
	67	__be32 ctx_hdr;
	68	u8 salt[MAX_SALT];
639d28a1	69	__be64 iv_to_auth;
358961d1 HJ	70	unsigned char key[0];
	71	};
	72
639d28a1 AG	73	#define KEYCTX_TX_WR_IV_S 55
	74	#define KEYCTX_TX_WR_IV_M 0x1ffULL
	75	#define KEYCTX_TX_WR_IV_V(x) ((x) << KEYCTX_TX_WR_IV_S)
	76	#define KEYCTX_TX_WR_IV_G(x) \
	77	(((x) >> KEYCTX_TX_WR_IV_S) & KEYCTX_TX_WR_IV_M)
	78
	79	#define KEYCTX_TX_WR_AAD_S 47
	80	#define KEYCTX_TX_WR_AAD_M 0xffULL
	81	#define KEYCTX_TX_WR_AAD_V(x) ((x) << KEYCTX_TX_WR_AAD_S)
	82	#define KEYCTX_TX_WR_AAD_G(x) (((x) >> KEYCTX_TX_WR_AAD_S) & \
	83	KEYCTX_TX_WR_AAD_M)
	84
	85	#define KEYCTX_TX_WR_AADST_S 39
	86	#define KEYCTX_TX_WR_AADST_M 0xffULL
	87	#define KEYCTX_TX_WR_AADST_V(x) ((x) << KEYCTX_TX_WR_AADST_S)
	88	#define KEYCTX_TX_WR_AADST_G(x) \
	89	(((x) >> KEYCTX_TX_WR_AADST_S) & KEYCTX_TX_WR_AADST_M)
	90
	91	#define KEYCTX_TX_WR_CIPHER_S 30
	92	#define KEYCTX_TX_WR_CIPHER_M 0x1ffULL
	93	#define KEYCTX_TX_WR_CIPHER_V(x) ((x) << KEYCTX_TX_WR_CIPHER_S)
	94	#define KEYCTX_TX_WR_CIPHER_G(x) \
	95	(((x) >> KEYCTX_TX_WR_CIPHER_S) & KEYCTX_TX_WR_CIPHER_M)
	96
	97	#define KEYCTX_TX_WR_CIPHERST_S 23
	98	#define KEYCTX_TX_WR_CIPHERST_M 0x7f
	99	#define KEYCTX_TX_WR_CIPHERST_V(x) ((x) << KEYCTX_TX_WR_CIPHERST_S)
	100	#define KEYCTX_TX_WR_CIPHERST_G(x) \
	101	(((x) >> KEYCTX_TX_WR_CIPHERST_S) & KEYCTX_TX_WR_CIPHERST_M)
	102
	103	#define KEYCTX_TX_WR_AUTH_S 14
	104	#define KEYCTX_TX_WR_AUTH_M 0x1ff
	105	#define KEYCTX_TX_WR_AUTH_V(x) ((x) << KEYCTX_TX_WR_AUTH_S)
	106	#define KEYCTX_TX_WR_AUTH_G(x) \
	107	(((x) >> KEYCTX_TX_WR_AUTH_S) & KEYCTX_TX_WR_AUTH_M)
	108
	109	#define KEYCTX_TX_WR_AUTHST_S 7
	110	#define KEYCTX_TX_WR_AUTHST_M 0x7f
	111	#define KEYCTX_TX_WR_AUTHST_V(x) ((x) << KEYCTX_TX_WR_AUTHST_S)
	112	#define KEYCTX_TX_WR_AUTHST_G(x) \
	113	(((x) >> KEYCTX_TX_WR_AUTHST_S) & KEYCTX_TX_WR_AUTHST_M)
	114
	115	#define KEYCTX_TX_WR_AUTHIN_S 0
	116	#define KEYCTX_TX_WR_AUTHIN_M 0x7f
	117	#define KEYCTX_TX_WR_AUTHIN_V(x) ((x) << KEYCTX_TX_WR_AUTHIN_S)
	118	#define KEYCTX_TX_WR_AUTHIN_G(x) \
	119	(((x) >> KEYCTX_TX_WR_AUTHIN_S) & KEYCTX_TX_WR_AUTHIN_M)
	120
fef4912b HJ	121	#define WQ_RETRY 5
	122	struct chcr_driver_data {
	123	struct list_head act_dev;
	124	struct list_head inact_dev;
	125	atomic_t dev_count;
	126	struct mutex drv_mutex;
	127	struct uld_ctx *last_dev;
	128	};
	129
	130	enum chcr_state {
	131	CHCR_INIT = 0,
	132	CHCR_ATTACH,
	133	CHCR_DETACH,
	134	};
358961d1 HJ	135	struct chcr_wr {
	136	struct fw_crypto_lookaside_wr wreq;
	137	struct ulp_txpkt ulptx;
	138	struct ulptx_idata sc_imm;
	139	struct cpl_tx_sec_pdu sec_cpl;
	140	struct _key_ctx key_ctx;
	141	};
	142
324429d7	143	struct chcr_dev {
324429d7	144	spinlock_t lock_chcr_dev;
fef4912b HJ	145	enum chcr_state state;
	146	atomic_t inflight;
	147	int wqretry;
	148	struct delayed_work detach_work;
	149	struct completion detach_comp;
324429d7 HS	150	unsigned char tx_channel_id;
	151	};
	152
	153	struct uld_ctx {
	154	struct list_head entry;
	155	struct cxgb4_lld_info lldi;
fef4912b	156	struct chcr_dev dev;
324429d7 HS	157	};
324429d7 HS	158
639d28a1 AG	159	struct sge_opaque_hdr {
	160	void *dev;
	161	dma_addr_t addr[MAX_SKB_FRAGS + 1];
	162	};
	163
6dad4e8a AG	164	struct chcr_ipsec_req {
	165	struct ulp_txpkt ulptx;
	166	struct ulptx_idata sc_imm;
	167	struct cpl_tx_sec_pdu sec_cpl;
	168	struct _key_ctx key_ctx;
	169	};
	170
	171	struct chcr_ipsec_wr {
	172	struct fw_ulptx_wr wreq;
	173	struct chcr_ipsec_req req;
	174	};
	175
8362ea16 AG	176	#define ESN_IV_INSERT_OFFSET 12
	177	struct chcr_ipsec_aadiv {
	178	__be32 spi;
	179	u8 seq_no[8];
	180	u8 iv[8];
	181	};
	182
6dad4e8a AG	183	struct ipsec_sa_entry {
6dad4e8a AG	184	int hmac_ctrl;
8362ea16 AG	185	u16 esn;
8362ea16 AG	186	u16 imm;
6dad4e8a AG	187	unsigned int enckey_len;
	188	unsigned int kctx_len;
	189	unsigned int authsize;
	190	__be32 key_ctx_hdr;
	191	char salt[MAX_SALT];
	192	char key[2 * AES_MAX_KEY_SIZE];
	193	};
	194
	195	/*
	196	* sgl_len - calculates the size of an SGL of the given capacity
	197	* @n: the number of SGL entries
	198	* Calculates the number of flits needed for a scatter/gather list that
	199	* can hold the given number of entries.
	200	*/
	201	static inline unsigned int sgl_len(unsigned int n)
	202	{
	203	n--;
	204	return (3 * n) / 2 + (n & 1) + 2;
	205	}
	206
fef4912b HJ	207	static inline void padap(struct chcr_dev dev)
	208	{
	209	struct uld_ctx *u_ctx = container_of(dev, struct uld_ctx, dev);
	210
	211	return pci_get_drvdata(u_ctx->lldi.pdev);
	212	}
	213
2956f36c	214	struct uld_ctx *assign_chcr_device(void);
324429d7 HS	215	int chcr_send_wr(struct sk_buff *skb);
	216	int start_crypto(void);
	217	int stop_crypto(void);
	218	int chcr_uld_rx_handler(void handle, const __be64 rsp,
	219	const struct pkt_gl *pgl);
6dad4e8a	220	int chcr_uld_tx_handler(struct sk_buff skb, struct net_device dev);
324429d7 HS	221	int chcr_handle_resp(struct crypto_async_request req, unsigned char input,
324429d7 HS	222	int err);
6dad4e8a AG	223	int chcr_ipsec_xmit(struct sk_buff skb, struct net_device dev);
6dad4e8a AG	224	void chcr_add_xfrmops(const struct cxgb4_lld_info *lld);
324429d7	225	#endif /* __CHCR_CORE_H__ */