[linux-2.6-block.git] / drivers / crypto / caam / ctrl.c

/*
 * CAAM control-plane driver backend
 * Controller-level driver, kernel property detection, initialization
 *
 * Copyright 2008-2012 Freescale Semiconductor, Inc.
 */

#include "compat.h"
#include "regs.h"
#include "intern.h"
#include "jr.h"
#include "desc_constr.h"
#include "error.h"
#include "ctrl.h"

static int caam_remove(struct platform_device *pdev)
{
	struct device *ctrldev;
	struct caam_drv_private *ctrlpriv;
	struct caam_drv_private_jr *jrpriv;
	struct caam_full __iomem *topregs;
	int ring, ret = 0;

	ctrldev = &pdev->dev;
	ctrlpriv = dev_get_drvdata(ctrldev);
	topregs = (struct caam_full __iomem *)ctrlpriv->ctrl;

	/* shut down JobRs */
	for (ring = 0; ring < ctrlpriv->total_jobrs; ring++) {
		ret |= caam_jr_shutdown(ctrlpriv->jrdev[ring]);
		jrpriv = dev_get_drvdata(ctrlpriv->jrdev[ring]);
		irq_dispose_mapping(jrpriv->irq);
	}

	/* Shut down debug views */
#ifdef CONFIG_DEBUG_FS
	debugfs_remove_recursive(ctrlpriv->dfs_root);
#endif

	/* Unmap controller region */
	iounmap(&topregs->ctrl);

	kfree(ctrlpriv->jrdev);
	kfree(ctrlpriv);

	return ret;
}

/*
 * Descriptor to instantiate RNG State Handle 0 in normal mode and
 * load the JDKEK, TDKEK and TDSK registers
 */
static void build_instantiation_desc(u32 *desc)
{
	u32 *jump_cmd;

	init_job_desc(desc, 0);

	/* INIT RNG in non-test mode */
	append_operation(desc, OP_TYPE_CLASS1_ALG | OP_ALG_ALGSEL_RNG |
			 OP_ALG_AS_INIT);

	/* wait for done */
	jump_cmd = append_jump(desc, JUMP_CLASS_CLASS1);
	set_jump_tgt_here(desc, jump_cmd);

	/*
	 * load 1 to clear written reg:
	 * resets the done interrupt and returns the RNG to idle.
	 */
	append_load_imm_u32(desc, 1, LDST_SRCDST_WORD_CLRW);

	/* generate secure keys (non-test) */
	append_operation(desc, OP_TYPE_CLASS1_ALG | OP_ALG_ALGSEL_RNG |
			 OP_ALG_RNG4_SK);

	append_jump(desc, JUMP_CLASS_CLASS1 | JUMP_TYPE_HALT);
}

static int instantiate_rng(struct device *ctrldev)
{
	struct caam_drv_private *ctrlpriv = dev_get_drvdata(ctrldev);
	struct caam_full __iomem *topregs;
	unsigned int timeout = 100000;
	u32 *desc, deco_dbg_reg;
	int i, ret = 0;

	desc = kmalloc(CAAM_CMD_SZ * 7, GFP_KERNEL | GFP_DMA);
	if (!desc) {
		dev_err(ctrldev, "can't allocate RNG init descriptor memory\n");
		return -ENOMEM;
	}
	build_instantiation_desc(desc);

	/* Set the bit to request direct access to DECO0 */
	topregs = (struct caam_full __iomem *)ctrlpriv->ctrl;
	setbits32(&topregs->ctrl.deco_rq, DECORR_RQD0ENABLE);

	while (!(rd_reg32(&topregs->ctrl.deco_rq) & DECORR_DEN0) &&
								 --timeout)
		cpu_relax();

	if (!timeout) {
		dev_err(ctrldev, "failed to acquire DECO 0\n");
		ret = -EIO;
		goto out;
	}

	for (i = 0; i < desc_len(desc); i++)
		topregs->deco.descbuf[i] = *(desc + i);

	wr_reg32(&topregs->deco.jr_ctl_hi, DECO_JQCR_WHL | DECO_JQCR_FOUR);

	timeout = 10000000;
	do {
		deco_dbg_reg = rd_reg32(&topregs->deco.desc_dbg);
		/*
		 * If an error occured in the descriptor, then
		 * the DECO status field will be set to 0x0D
		 */
		if ((deco_dbg_reg & DESC_DBG_DECO_STAT_MASK) ==
		    DESC_DBG_DECO_STAT_HOST_ERR)
			break;
		cpu_relax();
	} while ((deco_dbg_reg & DESC_DBG_DECO_STAT_VALID) && --timeout);

	if (!timeout) {
		dev_err(ctrldev, "failed to instantiate RNG\n");
		ret = -EIO;
	}

	clrbits32(&topregs->ctrl.deco_rq, DECORR_RQD0ENABLE);
out:
	kfree(desc);
	return ret;
}

/*
 * kick_trng - sets the various parameters for enabling the initialization
 *	       of the RNG4 block in CAAM
 * @pdev - pointer to the platform device
 * @ent_delay - Defines the length (in system clocks) of each entropy sample.
 */
static void kick_trng(struct platform_device *pdev, int ent_delay)
{
	struct device *ctrldev = &pdev->dev;
	struct caam_drv_private *ctrlpriv = dev_get_drvdata(ctrldev);
	struct caam_full __iomem *topregs;
	struct rng4tst __iomem *r4tst;
	u32 val;

	topregs = (struct caam_full __iomem *)ctrlpriv->ctrl;
	r4tst = &topregs->ctrl.r4tst[0];

	/* put RNG4 into program mode */
	setbits32(&r4tst->rtmctl, RTMCTL_PRGM);

	/*
	 * Performance-wise, it does not make sense to
	 * set the delay to a value that is lower
	 * than the last one that worked (i.e. the state handles
	 * were instantiated properly. Thus, instead of wasting
	 * time trying to set the values controlling the sample
	 * frequency, the function simply returns.
	 */
	val = (rd_reg32(&r4tst->rtsdctl) & RTSDCTL_ENT_DLY_MASK)
	      >> RTSDCTL_ENT_DLY_SHIFT;
	if (ent_delay <= val) {
		/* put RNG4 into run mode */
		clrbits32(&r4tst->rtmctl, RTMCTL_PRGM);
		return;
	}

	val = rd_reg32(&r4tst->rtsdctl);
	val = (val & ~RTSDCTL_ENT_DLY_MASK) |
	      (ent_delay << RTSDCTL_ENT_DLY_SHIFT);
	wr_reg32(&r4tst->rtsdctl, val);
	/* min. freq. count, equal to 1/4 of the entropy sample length */
	wr_reg32(&r4tst->rtfrqmin, ent_delay >> 2);
	/* max. freq. count, equal to 8 times the entropy sample length */
	wr_reg32(&r4tst->rtfrqmax, ent_delay << 3);
	/* put RNG4 into run mode */
	clrbits32(&r4tst->rtmctl, RTMCTL_PRGM);
}

/**
 * caam_get_era() - Return the ERA of the SEC on SoC, based
 * on the SEC_VID register.
 * Returns the ERA number (1..4) or -ENOTSUPP if the ERA is unknown.
 * @caam_id - the value of the SEC_VID register
 **/
int caam_get_era(u64 caam_id)
{
	struct sec_vid *sec_vid = (struct sec_vid *)&caam_id;
	static const struct {
		u16 ip_id;
		u8 maj_rev;
		u8 era;
	} caam_eras[] = {
		{0x0A10, 1, 1},
		{0x0A10, 2, 2},
		{0x0A12, 1, 3},
		{0x0A14, 1, 3},
		{0x0A14, 2, 4},
		{0x0A16, 1, 4},
		{0x0A11, 1, 4}
	};
	int i;

	for (i = 0; i < ARRAY_SIZE(caam_eras); i++)
		if (caam_eras[i].ip_id == sec_vid->ip_id &&
			caam_eras[i].maj_rev == sec_vid->maj_rev)
				return caam_eras[i].era;

	return -ENOTSUPP;
}
EXPORT_SYMBOL(caam_get_era);

/* Probe routine for CAAM top (controller) level */
static int caam_probe(struct platform_device *pdev)
{
	int ret, ring, rspec, ent_delay = RTSDCTL_ENT_DLY_MIN;
	u64 caam_id;
	struct device *dev;
	struct device_node *nprop, *np;
	struct caam_ctrl __iomem *ctrl;
	struct caam_full __iomem *topregs;
	struct caam_drv_private *ctrlpriv;
#ifdef CONFIG_DEBUG_FS
	struct caam_perfmon *perfmon;
#endif
	u64 cha_vid;

	ctrlpriv = kzalloc(sizeof(struct caam_drv_private), GFP_KERNEL);
	if (!ctrlpriv)
		return -ENOMEM;

	dev = &pdev->dev;
	dev_set_drvdata(dev, ctrlpriv);
	ctrlpriv->pdev = pdev;
	nprop = pdev->dev.of_node;

	/* Get configuration properties from device tree */
	/* First, get register page */
	ctrl = of_iomap(nprop, 0);
	if (ctrl == NULL) {
		dev_err(dev, "caam: of_iomap() failed\n");
		return -ENOMEM;
	}
	ctrlpriv->ctrl = (struct caam_ctrl __force *)ctrl;

	/* topregs used to derive pointers to CAAM sub-blocks only */
	topregs = (struct caam_full __iomem *)ctrl;

	/* Get the IRQ of the controller (for security violations only) */
	ctrlpriv->secvio_irq = of_irq_to_resource(nprop, 0, NULL);

	/*
	 * Enable DECO watchdogs and, if this is a PHYS_ADDR_T_64BIT kernel,
	 * long pointers in master configuration register
	 */
	setbits32(&topregs->ctrl.mcr, MCFGR_WDENABLE |
		  (sizeof(dma_addr_t) == sizeof(u64) ? MCFGR_LONG_PTR : 0));

	if (sizeof(dma_addr_t) == sizeof(u64))
		if (of_device_is_compatible(nprop, "fsl,sec-v5.0"))
			dma_set_mask(dev, DMA_BIT_MASK(40));
		else
			dma_set_mask(dev, DMA_BIT_MASK(36));
	else
		dma_set_mask(dev, DMA_BIT_MASK(32));

	/*
	 * Detect and enable JobRs
	 * First, find out how many ring spec'ed, allocate references
	 * for all, then go probe each one.
	 */
	rspec = 0;
	for_each_compatible_node(np, NULL, "fsl,sec-v4.0-job-ring")
		rspec++;
	if (!rspec) {
		/* for backward compatible with device trees */
		for_each_compatible_node(np, NULL, "fsl,sec4.0-job-ring")
			rspec++;
	}

	ctrlpriv->jrdev = kzalloc(sizeof(struct device *) * rspec, GFP_KERNEL);
	if (ctrlpriv->jrdev == NULL) {
		iounmap(&topregs->ctrl);
		return -ENOMEM;
	}

	ring = 0;
	ctrlpriv->total_jobrs = 0;
	for_each_compatible_node(np, NULL, "fsl,sec-v4.0-job-ring") {
		caam_jr_probe(pdev, np, ring);
		ctrlpriv->total_jobrs++;
		ring++;
	}
	if (!ring) {
		for_each_compatible_node(np, NULL, "fsl,sec4.0-job-ring") {
			caam_jr_probe(pdev, np, ring);
			ctrlpriv->total_jobrs++;
			ring++;
		}
	}

	/* Check to see if QI present. If so, enable */
	ctrlpriv->qi_present = !!(rd_reg64(&topregs->ctrl.perfmon.comp_parms) &
				  CTPR_QI_MASK);
	if (ctrlpriv->qi_present) {
		ctrlpriv->qi = (struct caam_queue_if __force *)&topregs->qi;
		/* This is all that's required to physically enable QI */
		wr_reg32(&topregs->qi.qi_control_lo, QICTL_DQEN);
	}

	/* If no QI and no rings specified, quit and go home */
	if ((!ctrlpriv->qi_present) && (!ctrlpriv->total_jobrs)) {
		dev_err(dev, "no queues configured, terminating\n");
		caam_remove(pdev);
		return -ENOMEM;
	}

	cha_vid = rd_reg64(&topregs->ctrl.perfmon.cha_id);

	/*
	 * If SEC has RNG version >= 4 and RNG state handle has not been
	 * already instantiated, do RNG instantiation
	 */
	if ((cha_vid & CHA_ID_RNG_MASK) >> CHA_ID_RNG_SHIFT >= 4 &&
	    !(rd_reg32(&topregs->ctrl.r4tst[0].rdsta) & RDSTA_IF0)) {
		do {
			kick_trng(pdev, ent_delay);
			ret = instantiate_rng(dev);
			ent_delay += 400;
		} while ((ret == -EIO) && (ent_delay < RTSDCTL_ENT_DLY_MAX));
		if (ret) {
			dev_err(dev, "failed to instantiate RNG");
			caam_remove(pdev);
			return ret;
		}

		/* Enable RDB bit so that RNG works faster */
		setbits32(&topregs->ctrl.scfgr, SCFGR_RDBENABLE);
	}

	/* NOTE: RTIC detection ought to go here, around Si time */

	caam_id = rd_reg64(&topregs->ctrl.perfmon.caam_id);

	/* Report "alive" for developer to see */
	dev_info(dev, "device ID = 0x%016llx (Era %d)\n", caam_id,
		 caam_get_era(caam_id));
	dev_info(dev, "job rings = %d, qi = %d\n",
		 ctrlpriv->total_jobrs, ctrlpriv->qi_present);

#ifdef CONFIG_DEBUG_FS
	/*
	 * FIXME: needs better naming distinction, as some amalgamation of
	 * "caam" and nprop->full_name. The OF name isn't distinctive,
	 * but does separate instances
	 */
	perfmon = (struct caam_perfmon __force *)&ctrl->perfmon;

	ctrlpriv->dfs_root = debugfs_create_dir("caam", NULL);
	ctrlpriv->ctl = debugfs_create_dir("ctl", ctrlpriv->dfs_root);

	/* Controller-level - performance monitor counters */
	ctrlpriv->ctl_rq_dequeued =
		debugfs_create_u64("rq_dequeued",
				   S_IRUSR | S_IRGRP | S_IROTH,
				   ctrlpriv->ctl, &perfmon->req_dequeued);
	ctrlpriv->ctl_ob_enc_req =
		debugfs_create_u64("ob_rq_encrypted",
				   S_IRUSR | S_IRGRP | S_IROTH,
				   ctrlpriv->ctl, &perfmon->ob_enc_req);
	ctrlpriv->ctl_ib_dec_req =
		debugfs_create_u64("ib_rq_decrypted",
				   S_IRUSR | S_IRGRP | S_IROTH,
				   ctrlpriv->ctl, &perfmon->ib_dec_req);
	ctrlpriv->ctl_ob_enc_bytes =
		debugfs_create_u64("ob_bytes_encrypted",
				   S_IRUSR | S_IRGRP | S_IROTH,
				   ctrlpriv->ctl, &perfmon->ob_enc_bytes);
	ctrlpriv->ctl_ob_prot_bytes =
		debugfs_create_u64("ob_bytes_protected",
				   S_IRUSR | S_IRGRP | S_IROTH,
				   ctrlpriv->ctl, &perfmon->ob_prot_bytes);
	ctrlpriv->ctl_ib_dec_bytes =
		debugfs_create_u64("ib_bytes_decrypted",
				   S_IRUSR | S_IRGRP | S_IROTH,
				   ctrlpriv->ctl, &perfmon->ib_dec_bytes);
	ctrlpriv->ctl_ib_valid_bytes =
		debugfs_create_u64("ib_bytes_validated",
				   S_IRUSR | S_IRGRP | S_IROTH,
				   ctrlpriv->ctl, &perfmon->ib_valid_bytes);

	/* Controller level - global status values */
	ctrlpriv->ctl_faultaddr =
		debugfs_create_u64("fault_addr",
				   S_IRUSR | S_IRGRP | S_IROTH,
				   ctrlpriv->ctl, &perfmon->faultaddr);
	ctrlpriv->ctl_faultdetail =
		debugfs_create_u32("fault_detail",
				   S_IRUSR | S_IRGRP | S_IROTH,
				   ctrlpriv->ctl, &perfmon->faultdetail);
	ctrlpriv->ctl_faultstatus =
		debugfs_create_u32("fault_status",
				   S_IRUSR | S_IRGRP | S_IROTH,
				   ctrlpriv->ctl, &perfmon->status);

	/* Internal covering keys (useful in non-secure mode only) */
	ctrlpriv->ctl_kek_wrap.data = &ctrlpriv->ctrl->kek[0];
	ctrlpriv->ctl_kek_wrap.size = KEK_KEY_SIZE * sizeof(u32);
	ctrlpriv->ctl_kek = debugfs_create_blob("kek",
						S_IRUSR |
						S_IRGRP | S_IROTH,
						ctrlpriv->ctl,
						&ctrlpriv->ctl_kek_wrap);

	ctrlpriv->ctl_tkek_wrap.data = &ctrlpriv->ctrl->tkek[0];
	ctrlpriv->ctl_tkek_wrap.size = KEK_KEY_SIZE * sizeof(u32);
	ctrlpriv->ctl_tkek = debugfs_create_blob("tkek",
						 S_IRUSR |
						 S_IRGRP | S_IROTH,
						 ctrlpriv->ctl,
						 &ctrlpriv->ctl_tkek_wrap);

	ctrlpriv->ctl_tdsk_wrap.data = &ctrlpriv->ctrl->tdsk[0];
	ctrlpriv->ctl_tdsk_wrap.size = KEK_KEY_SIZE * sizeof(u32);
	ctrlpriv->ctl_tdsk = debugfs_create_blob("tdsk",
						 S_IRUSR |
						 S_IRGRP | S_IROTH,
						 ctrlpriv->ctl,
						 &ctrlpriv->ctl_tdsk_wrap);
#endif
	return 0;
}

static struct of_device_id caam_match[] = {
	{
		.compatible = "fsl,sec-v4.0",
	},
	{
		.compatible = "fsl,sec4.0",
	},
	{},
};
MODULE_DEVICE_TABLE(of, caam_match);

static struct platform_driver caam_driver = {
	.driver = {
		.name = "caam",
		.owner = THIS_MODULE,
		.of_match_table = caam_match,
	},
	.probe       = caam_probe,
	.remove      = caam_remove,
};

module_platform_driver(caam_driver);

MODULE_LICENSE("GPL");
MODULE_DESCRIPTION("FSL CAAM request backend");
MODULE_AUTHOR("Freescale Semiconductor - NMG/STC");
Commit	Line	Data
8e8ec596 KP	1	/*
	2	* CAAM control-plane driver backend
	3	* Controller-level driver, kernel property detection, initialization
	4	*
281922a1	5	* Copyright 2008-2012 Freescale Semiconductor, Inc.
8e8ec596 KP	6	*/
	7
	8	#include "compat.h"
	9	#include "regs.h"
	10	#include "intern.h"
	11	#include "jr.h"
281922a1 KP	12	#include "desc_constr.h"
281922a1 KP	13	#include "error.h"
82c2f960	14	#include "ctrl.h"
8e8ec596 KP	15
	16	static int caam_remove(struct platform_device *pdev)
	17	{
	18	struct device *ctrldev;
	19	struct caam_drv_private *ctrlpriv;
	20	struct caam_drv_private_jr *jrpriv;
	21	struct caam_full __iomem *topregs;
	22	int ring, ret = 0;
	23
	24	ctrldev = &pdev->dev;
	25	ctrlpriv = dev_get_drvdata(ctrldev);
	26	topregs = (struct caam_full __iomem *)ctrlpriv->ctrl;
	27
	28	/* shut down JobRs */
	29	for (ring = 0; ring < ctrlpriv->total_jobrs; ring++) {
	30	ret \|= caam_jr_shutdown(ctrlpriv->jrdev[ring]);
	31	jrpriv = dev_get_drvdata(ctrlpriv->jrdev[ring]);
	32	irq_dispose_mapping(jrpriv->irq);
	33	}
	34
	35	/* Shut down debug views */
	36	#ifdef CONFIG_DEBUG_FS
	37	debugfs_remove_recursive(ctrlpriv->dfs_root);
	38	#endif
	39
	40	/* Unmap controller region */
	41	iounmap(&topregs->ctrl);
	42
	43	kfree(ctrlpriv->jrdev);
	44	kfree(ctrlpriv);
	45
	46	return ret;
	47	}
	48
281922a1 KP	49	/*
	50	* Descriptor to instantiate RNG State Handle 0 in normal mode and
	51	* load the JDKEK, TDKEK and TDSK registers
	52	*/
	53	static void build_instantiation_desc(u32 *desc)
	54	{
	55	u32 *jump_cmd;
	56
	57	init_job_desc(desc, 0);
	58
	59	/* INIT RNG in non-test mode */
	60	append_operation(desc, OP_TYPE_CLASS1_ALG \| OP_ALG_ALGSEL_RNG \|
	61	OP_ALG_AS_INIT);
	62
	63	/* wait for done */
	64	jump_cmd = append_jump(desc, JUMP_CLASS_CLASS1);
	65	set_jump_tgt_here(desc, jump_cmd);
	66
	67	/*
	68	* load 1 to clear written reg:
cf2fbdd2	69	* resets the done interrupt and returns the RNG to idle.
281922a1 KP	70	*/
	71	append_load_imm_u32(desc, 1, LDST_SRCDST_WORD_CLRW);
	72
	73	/* generate secure keys (non-test) */
	74	append_operation(desc, OP_TYPE_CLASS1_ALG \| OP_ALG_ALGSEL_RNG \|
	75	OP_ALG_RNG4_SK);
d5e4e999 AP	76
d5e4e999 AP	77	append_jump(desc, JUMP_CLASS_CLASS1 \| JUMP_TYPE_HALT);
281922a1 KP	78	}
281922a1 KP	79
997ad290	80	static int instantiate_rng(struct device *ctrldev)
281922a1	81	{
997ad290 RG	82	struct caam_drv_private *ctrlpriv = dev_get_drvdata(ctrldev);
	83	struct caam_full __iomem *topregs;
	84	unsigned int timeout = 100000;
84cf4827	85	u32 *desc, deco_dbg_reg;
997ad290	86	int i, ret = 0;
281922a1	87
d5e4e999	88	desc = kmalloc(CAAM_CMD_SZ * 7, GFP_KERNEL \| GFP_DMA);
281922a1	89	if (!desc) {
997ad290	90	dev_err(ctrldev, "can't allocate RNG init descriptor memory\n");
281922a1 KP	91	return -ENOMEM;
281922a1 KP	92	}
281922a1	93	build_instantiation_desc(desc);
997ad290 RG	94
	95	/* Set the bit to request direct access to DECO0 */
	96	topregs = (struct caam_full __iomem *)ctrlpriv->ctrl;
	97	setbits32(&topregs->ctrl.deco_rq, DECORR_RQD0ENABLE);
	98
	99	while (!(rd_reg32(&topregs->ctrl.deco_rq) & DECORR_DEN0) &&
	100	--timeout)
	101	cpu_relax();
	102
	103	if (!timeout) {
	104	dev_err(ctrldev, "failed to acquire DECO 0\n");
	105	ret = -EIO;
	106	goto out;
281922a1 KP	107	}
281922a1 KP	108
997ad290 RG	109	for (i = 0; i < desc_len(desc); i++)
997ad290 RG	110	topregs->deco.descbuf[i] = *(desc + i);
281922a1	111
997ad290 RG	112	wr_reg32(&topregs->deco.jr_ctl_hi, DECO_JQCR_WHL \| DECO_JQCR_FOUR);
	113
	114	timeout = 10000000;
84cf4827 AP	115	do {
	116	deco_dbg_reg = rd_reg32(&topregs->deco.desc_dbg);
	117	/*
	118	* If an error occured in the descriptor, then
	119	* the DECO status field will be set to 0x0D
	120	*/
	121	if ((deco_dbg_reg & DESC_DBG_DECO_STAT_MASK) ==
	122	DESC_DBG_DECO_STAT_HOST_ERR)
	123	break;
997ad290	124	cpu_relax();
84cf4827	125	} while ((deco_dbg_reg & DESC_DBG_DECO_STAT_VALID) && --timeout);
281922a1	126
997ad290 RG	127	if (!timeout) {
	128	dev_err(ctrldev, "failed to instantiate RNG\n");
	129	ret = -EIO;
	130	}
	131
	132	clrbits32(&topregs->ctrl.deco_rq, DECORR_RQD0ENABLE);
	133	out:
	134	kfree(desc);
281922a1 KP	135	return ret;
	136	}
	137
	138	/*
84cf4827 AP	139	* kick_trng - sets the various parameters for enabling the initialization
	140	* of the RNG4 block in CAAM
	141	* @pdev - pointer to the platform device
	142	* @ent_delay - Defines the length (in system clocks) of each entropy sample.
281922a1	143	*/
84cf4827	144	static void kick_trng(struct platform_device *pdev, int ent_delay)
281922a1 KP	145	{
	146	struct device *ctrldev = &pdev->dev;
	147	struct caam_drv_private *ctrlpriv = dev_get_drvdata(ctrldev);
	148	struct caam_full __iomem *topregs;
	149	struct rng4tst __iomem *r4tst;
	150	u32 val;
	151
	152	topregs = (struct caam_full __iomem *)ctrlpriv->ctrl;
	153	r4tst = &topregs->ctrl.r4tst[0];
	154
	155	/* put RNG4 into program mode */
	156	setbits32(&r4tst->rtmctl, RTMCTL_PRGM);
84cf4827 AP	157
	158	/*
	159	* Performance-wise, it does not make sense to
	160	* set the delay to a value that is lower
	161	* than the last one that worked (i.e. the state handles
	162	* were instantiated properly. Thus, instead of wasting
	163	* time trying to set the values controlling the sample
	164	* frequency, the function simply returns.
	165	*/
	166	val = (rd_reg32(&r4tst->rtsdctl) & RTSDCTL_ENT_DLY_MASK)
	167	>> RTSDCTL_ENT_DLY_SHIFT;
	168	if (ent_delay <= val) {
	169	/* put RNG4 into run mode */
	170	clrbits32(&r4tst->rtmctl, RTMCTL_PRGM);
	171	return;
	172	}
	173
281922a1	174	val = rd_reg32(&r4tst->rtsdctl);
84cf4827 AP	175	val = (val & ~RTSDCTL_ENT_DLY_MASK) \|
84cf4827 AP	176	(ent_delay << RTSDCTL_ENT_DLY_SHIFT);
281922a1	177	wr_reg32(&r4tst->rtsdctl, val);
84cf4827 AP	178	/* min. freq. count, equal to 1/4 of the entropy sample length */
	179	wr_reg32(&r4tst->rtfrqmin, ent_delay >> 2);
	180	/* max. freq. count, equal to 8 times the entropy sample length */
	181	wr_reg32(&r4tst->rtfrqmax, ent_delay << 3);
281922a1 KP	182	/* put RNG4 into run mode */
	183	clrbits32(&r4tst->rtmctl, RTMCTL_PRGM);
	184	}
	185
82c2f960 AP	186	/**
	187	* caam_get_era() - Return the ERA of the SEC on SoC, based
	188	* on the SEC_VID register.
	189	* Returns the ERA number (1..4) or -ENOTSUPP if the ERA is unknown.
	190	* @caam_id - the value of the SEC_VID register
	191	**/
	192	int caam_get_era(u64 caam_id)
	193	{
	194	struct sec_vid sec_vid = (struct sec_vid )&caam_id;
	195	static const struct {
	196	u16 ip_id;
	197	u8 maj_rev;
	198	u8 era;
	199	} caam_eras[] = {
	200	{0x0A10, 1, 1},
	201	{0x0A10, 2, 2},
	202	{0x0A12, 1, 3},
	203	{0x0A14, 1, 3},
	204	{0x0A14, 2, 4},
	205	{0x0A16, 1, 4},
	206	{0x0A11, 1, 4}
	207	};
	208	int i;
	209
	210	for (i = 0; i < ARRAY_SIZE(caam_eras); i++)
	211	if (caam_eras[i].ip_id == sec_vid->ip_id &&
	212	caam_eras[i].maj_rev == sec_vid->maj_rev)
	213	return caam_eras[i].era;
	214
	215	return -ENOTSUPP;
	216	}
	217	EXPORT_SYMBOL(caam_get_era);
	218
8e8ec596	219	/* Probe routine for CAAM top (controller) level */
2930d497	220	static int caam_probe(struct platform_device *pdev)
8e8ec596	221	{
84cf4827	222	int ret, ring, rspec, ent_delay = RTSDCTL_ENT_DLY_MIN;
82c2f960	223	u64 caam_id;
8e8ec596 KP	224	struct device *dev;
	225	struct device_node nprop, np;
	226	struct caam_ctrl __iomem *ctrl;
	227	struct caam_full __iomem *topregs;
	228	struct caam_drv_private *ctrlpriv;
23457bc9 KP	229	#ifdef CONFIG_DEBUG_FS
	230	struct caam_perfmon *perfmon;
	231	#endif
986dfbcf	232	u64 cha_vid;
8e8ec596 KP	233
	234	ctrlpriv = kzalloc(sizeof(struct caam_drv_private), GFP_KERNEL);
	235	if (!ctrlpriv)
	236	return -ENOMEM;
	237
	238	dev = &pdev->dev;
	239	dev_set_drvdata(dev, ctrlpriv);
	240	ctrlpriv->pdev = pdev;
	241	nprop = pdev->dev.of_node;
	242
	243	/* Get configuration properties from device tree */
	244	/* First, get register page */
	245	ctrl = of_iomap(nprop, 0);
	246	if (ctrl == NULL) {
	247	dev_err(dev, "caam: of_iomap() failed\n");
	248	return -ENOMEM;
	249	}
	250	ctrlpriv->ctrl = (struct caam_ctrl __force *)ctrl;
	251
	252	/* topregs used to derive pointers to CAAM sub-blocks only */
	253	topregs = (struct caam_full __iomem *)ctrl;
	254
	255	/* Get the IRQ of the controller (for security violations only) */
	256	ctrlpriv->secvio_irq = of_irq_to_resource(nprop, 0, NULL);
	257
	258	/*
	259	* Enable DECO watchdogs and, if this is a PHYS_ADDR_T_64BIT kernel,
e13af18a	260	* long pointers in master configuration register
8e8ec596 KP	261	*/
	262	setbits32(&topregs->ctrl.mcr, MCFGR_WDENABLE \|
	263	(sizeof(dma_addr_t) == sizeof(u64) ? MCFGR_LONG_PTR : 0));
	264
	265	if (sizeof(dma_addr_t) == sizeof(u64))
e13af18a KP	266	if (of_device_is_compatible(nprop, "fsl,sec-v5.0"))
	267	dma_set_mask(dev, DMA_BIT_MASK(40));
	268	else
	269	dma_set_mask(dev, DMA_BIT_MASK(36));
	270	else
	271	dma_set_mask(dev, DMA_BIT_MASK(32));
8e8ec596	272
8e8ec596 KP	273	/*
	274	* Detect and enable JobRs
	275	* First, find out how many ring spec'ed, allocate references
	276	* for all, then go probe each one.
	277	*/
	278	rspec = 0;
54e198d4	279	for_each_compatible_node(np, NULL, "fsl,sec-v4.0-job-ring")
8e8ec596	280	rspec++;
a0ea0f6d SL	281	if (!rspec) {
	282	/* for backward compatible with device trees */
	283	for_each_compatible_node(np, NULL, "fsl,sec4.0-job-ring")
	284	rspec++;
	285	}
	286
8e8ec596 KP	287	ctrlpriv->jrdev = kzalloc(sizeof(struct device ) rspec, GFP_KERNEL);
	288	if (ctrlpriv->jrdev == NULL) {
	289	iounmap(&topregs->ctrl);
	290	return -ENOMEM;
	291	}
	292
	293	ring = 0;
	294	ctrlpriv->total_jobrs = 0;
54e198d4	295	for_each_compatible_node(np, NULL, "fsl,sec-v4.0-job-ring") {
8e8ec596 KP	296	caam_jr_probe(pdev, np, ring);
	297	ctrlpriv->total_jobrs++;
	298	ring++;
	299	}
a0ea0f6d SL	300	if (!ring) {
	301	for_each_compatible_node(np, NULL, "fsl,sec4.0-job-ring") {
	302	caam_jr_probe(pdev, np, ring);
	303	ctrlpriv->total_jobrs++;
	304	ring++;
	305	}
	306	}
8e8ec596 KP	307
	308	/* Check to see if QI present. If so, enable */
	309	ctrlpriv->qi_present = !!(rd_reg64(&topregs->ctrl.perfmon.comp_parms) &
	310	CTPR_QI_MASK);
	311	if (ctrlpriv->qi_present) {
	312	ctrlpriv->qi = (struct caam_queue_if __force *)&topregs->qi;
	313	/* This is all that's required to physically enable QI */
	314	wr_reg32(&topregs->qi.qi_control_lo, QICTL_DQEN);
	315	}
	316
	317	/* If no QI and no rings specified, quit and go home */
	318	if ((!ctrlpriv->qi_present) && (!ctrlpriv->total_jobrs)) {
	319	dev_err(dev, "no queues configured, terminating\n");
	320	caam_remove(pdev);
	321	return -ENOMEM;
	322	}
	323
986dfbcf RG	324	cha_vid = rd_reg64(&topregs->ctrl.perfmon.cha_id);
986dfbcf RG	325
281922a1	326	/*
986dfbcf	327	* If SEC has RNG version >= 4 and RNG state handle has not been
84cf4827	328	* already instantiated, do RNG instantiation
281922a1	329	*/
986dfbcf RG	330	if ((cha_vid & CHA_ID_RNG_MASK) >> CHA_ID_RNG_SHIFT >= 4 &&
986dfbcf RG	331	!(rd_reg32(&topregs->ctrl.r4tst[0].rdsta) & RDSTA_IF0)) {
84cf4827 AP	332	do {
	333	kick_trng(pdev, ent_delay);
	334	ret = instantiate_rng(dev);
	335	ent_delay += 400;
	336	} while ((ret == -EIO) && (ent_delay < RTSDCTL_ENT_DLY_MAX));
281922a1	337	if (ret) {
84cf4827	338	dev_err(dev, "failed to instantiate RNG");
281922a1 KP	339	caam_remove(pdev);
	340	return ret;
	341	}
575c1bd5 VG	342
	343	/* Enable RDB bit so that RNG works faster */
	344	setbits32(&topregs->ctrl.scfgr, SCFGR_RDBENABLE);
281922a1 KP	345	}
281922a1 KP	346
8e8ec596 KP	347	/* NOTE: RTIC detection ought to go here, around Si time */
8e8ec596 KP	348
82c2f960 AP	349	caam_id = rd_reg64(&topregs->ctrl.perfmon.caam_id);
82c2f960 AP	350
8e8ec596	351	/* Report "alive" for developer to see */
82c2f960 AP	352	dev_info(dev, "device ID = 0x%016llx (Era %d)\n", caam_id,
82c2f960 AP	353	caam_get_era(caam_id));
8e8ec596 KP	354	dev_info(dev, "job rings = %d, qi = %d\n",
	355	ctrlpriv->total_jobrs, ctrlpriv->qi_present);
	356
	357	#ifdef CONFIG_DEBUG_FS
	358	/*
	359	* FIXME: needs better naming distinction, as some amalgamation of
	360	* "caam" and nprop->full_name. The OF name isn't distinctive,
	361	* but does separate instances
	362	*/
	363	perfmon = (struct caam_perfmon __force *)&ctrl->perfmon;
	364
	365	ctrlpriv->dfs_root = debugfs_create_dir("caam", NULL);
	366	ctrlpriv->ctl = debugfs_create_dir("ctl", ctrlpriv->dfs_root);
	367
	368	/* Controller-level - performance monitor counters */
	369	ctrlpriv->ctl_rq_dequeued =
	370	debugfs_create_u64("rq_dequeued",
eda65cc6	371	S_IRUSR \| S_IRGRP \| S_IROTH,
8e8ec596 KP	372	ctrlpriv->ctl, &perfmon->req_dequeued);
	373	ctrlpriv->ctl_ob_enc_req =
	374	debugfs_create_u64("ob_rq_encrypted",
eda65cc6	375	S_IRUSR \| S_IRGRP \| S_IROTH,
8e8ec596 KP	376	ctrlpriv->ctl, &perfmon->ob_enc_req);
	377	ctrlpriv->ctl_ib_dec_req =
	378	debugfs_create_u64("ib_rq_decrypted",
eda65cc6	379	S_IRUSR \| S_IRGRP \| S_IROTH,
8e8ec596 KP	380	ctrlpriv->ctl, &perfmon->ib_dec_req);
	381	ctrlpriv->ctl_ob_enc_bytes =
	382	debugfs_create_u64("ob_bytes_encrypted",
eda65cc6	383	S_IRUSR \| S_IRGRP \| S_IROTH,
8e8ec596 KP	384	ctrlpriv->ctl, &perfmon->ob_enc_bytes);
	385	ctrlpriv->ctl_ob_prot_bytes =
	386	debugfs_create_u64("ob_bytes_protected",
eda65cc6	387	S_IRUSR \| S_IRGRP \| S_IROTH,
8e8ec596 KP	388	ctrlpriv->ctl, &perfmon->ob_prot_bytes);
	389	ctrlpriv->ctl_ib_dec_bytes =
	390	debugfs_create_u64("ib_bytes_decrypted",
eda65cc6	391	S_IRUSR \| S_IRGRP \| S_IROTH,
8e8ec596 KP	392	ctrlpriv->ctl, &perfmon->ib_dec_bytes);
	393	ctrlpriv->ctl_ib_valid_bytes =
	394	debugfs_create_u64("ib_bytes_validated",
eda65cc6	395	S_IRUSR \| S_IRGRP \| S_IROTH,
8e8ec596 KP	396	ctrlpriv->ctl, &perfmon->ib_valid_bytes);
	397
	398	/* Controller level - global status values */
	399	ctrlpriv->ctl_faultaddr =
	400	debugfs_create_u64("fault_addr",
eda65cc6	401	S_IRUSR \| S_IRGRP \| S_IROTH,
8e8ec596 KP	402	ctrlpriv->ctl, &perfmon->faultaddr);
	403	ctrlpriv->ctl_faultdetail =
	404	debugfs_create_u32("fault_detail",
eda65cc6	405	S_IRUSR \| S_IRGRP \| S_IROTH,
8e8ec596 KP	406	ctrlpriv->ctl, &perfmon->faultdetail);
	407	ctrlpriv->ctl_faultstatus =
	408	debugfs_create_u32("fault_status",
eda65cc6	409	S_IRUSR \| S_IRGRP \| S_IROTH,
8e8ec596 KP	410	ctrlpriv->ctl, &perfmon->status);
	411
	412	/* Internal covering keys (useful in non-secure mode only) */
	413	ctrlpriv->ctl_kek_wrap.data = &ctrlpriv->ctrl->kek[0];
	414	ctrlpriv->ctl_kek_wrap.size = KEK_KEY_SIZE * sizeof(u32);
	415	ctrlpriv->ctl_kek = debugfs_create_blob("kek",
eda65cc6	416	S_IRUSR \|
8e8ec596 KP	417	S_IRGRP \| S_IROTH,
	418	ctrlpriv->ctl,
	419	&ctrlpriv->ctl_kek_wrap);
	420
	421	ctrlpriv->ctl_tkek_wrap.data = &ctrlpriv->ctrl->tkek[0];
	422	ctrlpriv->ctl_tkek_wrap.size = KEK_KEY_SIZE * sizeof(u32);
	423	ctrlpriv->ctl_tkek = debugfs_create_blob("tkek",
eda65cc6	424	S_IRUSR \|
8e8ec596 KP	425	S_IRGRP \| S_IROTH,
	426	ctrlpriv->ctl,
	427	&ctrlpriv->ctl_tkek_wrap);
	428
	429	ctrlpriv->ctl_tdsk_wrap.data = &ctrlpriv->ctrl->tdsk[0];
	430	ctrlpriv->ctl_tdsk_wrap.size = KEK_KEY_SIZE * sizeof(u32);
	431	ctrlpriv->ctl_tdsk = debugfs_create_blob("tdsk",
eda65cc6	432	S_IRUSR \|
8e8ec596 KP	433	S_IRGRP \| S_IROTH,
	434	ctrlpriv->ctl,
	435	&ctrlpriv->ctl_tdsk_wrap);
	436	#endif
	437	return 0;
	438	}
	439
	440	static struct of_device_id caam_match[] = {
	441	{
54e198d4	442	.compatible = "fsl,sec-v4.0",
8e8ec596	443	},
a0ea0f6d SL	444	{
	445	.compatible = "fsl,sec4.0",
	446	},
8e8ec596 KP	447	{},
	448	};
	449	MODULE_DEVICE_TABLE(of, caam_match);
	450
2930d497	451	static struct platform_driver caam_driver = {
8e8ec596 KP	452	.driver = {
	453	.name = "caam",
	454	.owner = THIS_MODULE,
	455	.of_match_table = caam_match,
	456	},
	457	.probe = caam_probe,
49cfe4db	458	.remove = caam_remove,
8e8ec596 KP	459	};
8e8ec596 KP	460
741e8c2d	461	module_platform_driver(caam_driver);
8e8ec596 KP	462
	463	MODULE_LICENSE("GPL");
	464	MODULE_DESCRIPTION("FSL CAAM request backend");
	465	MODULE_AUTHOR("Freescale Semiconductor - NMG/STC");