[linux-2.6-block.git] / drivers / cpufreq / sa1100-cpufreq.c

// SPDX-License-Identifier: GPL-2.0-or-later
/*
 * cpu-sa1100.c: clock scaling for the SA1100
 *
 * Copyright (C) 2000 2001, The Delft University of Technology
 *
 * Authors:
 * - Johan Pouwelse (J.A.Pouwelse@its.tudelft.nl): initial version
 * - Erik Mouw (J.A.K.Mouw@its.tudelft.nl):
 *   - major rewrite for linux-2.3.99
 *   - rewritten for the more generic power management scheme in
 *     linux-2.4.5-rmk1
 *
 * This software has been developed while working on the LART
 * computing board (http://www.lartmaker.nl/), which is
 * sponsored by the Mobile Multi-media Communications
 * (http://www.mobimedia.org/) and Ubiquitous Communications
 * (http://www.ubicom.tudelft.nl/) projects.
 *
 * The authors can be reached at:
 *
 *  Erik Mouw
 *  Information and Communication Theory Group
 *  Faculty of Information Technology and Systems
 *  Delft University of Technology
 *  P.O. Box 5031
 *  2600 GA Delft
 *  The Netherlands
 *
 * Theory of operations
 * ====================
 *
 * Clock scaling can be used to lower the power consumption of the CPU
 * core. This will give you a somewhat longer running time.
 *
 * The SA-1100 has a single register to change the core clock speed:
 *
 *   PPCR      0x90020014    PLL config
 *
 * However, the DRAM timings are closely related to the core clock
 * speed, so we need to change these, too. The used registers are:
 *
 *   MDCNFG    0xA0000000    DRAM config
 *   MDCAS0    0xA0000004    Access waveform
 *   MDCAS1    0xA0000008    Access waveform
 *   MDCAS2    0xA000000C    Access waveform
 *
 * Care must be taken to change the DRAM parameters the correct way,
 * because otherwise the DRAM becomes unusable and the kernel will
 * crash.
 *
 * The simple solution to avoid a kernel crash is to put the actual
 * clock change in ROM and jump to that code from the kernel. The main
 * disadvantage is that the ROM has to be modified, which is not
 * possible on all SA-1100 platforms. Another disadvantage is that
 * jumping to ROM makes clock switching unnecessary complicated.
 *
 * The idea behind this driver is that the memory configuration can be
 * changed while running from DRAM (even with interrupts turned on!)
 * as long as all re-configuration steps yield a valid DRAM
 * configuration. The advantages are clear: it will run on all SA-1100
 * platforms, and the code is very simple.
 *
 * If you really want to understand what is going on in
 * sa1100_update_dram_timings(), you'll have to read sections 8.2,
 * 9.5.7.3, and 10.2 from the "Intel StrongARM SA-1100 Microprocessor
 * Developers Manual" (available for free from Intel).
 */

#include <linux/kernel.h>
#include <linux/types.h>
#include <linux/init.h>
#include <linux/cpufreq.h>
#include <linux/io.h>

#include <asm/cputype.h>

#include <mach/generic.h>
#include <mach/hardware.h>

struct sa1100_dram_regs {
	int speed;
	u32 mdcnfg;
	u32 mdcas0;
	u32 mdcas1;
	u32 mdcas2;
};


static struct cpufreq_driver sa1100_driver;

static struct sa1100_dram_regs sa1100_dram_settings[] = {
	/*speed,     mdcnfg,     mdcas0,     mdcas1,     mdcas2,   clock freq */
	{ 59000, 0x00dc88a3, 0xcccccccf, 0xfffffffc, 0xffffffff},/*  59.0 MHz */
	{ 73700, 0x011490a3, 0xcccccccf, 0xfffffffc, 0xffffffff},/*  73.7 MHz */
	{ 88500, 0x014e90a3, 0xcccccccf, 0xfffffffc, 0xffffffff},/*  88.5 MHz */
	{103200, 0x01889923, 0xcccccccf, 0xfffffffc, 0xffffffff},/* 103.2 MHz */
	{118000, 0x01c29923, 0x9999998f, 0xfffffff9, 0xffffffff},/* 118.0 MHz */
	{132700, 0x01fb2123, 0x9999998f, 0xfffffff9, 0xffffffff},/* 132.7 MHz */
	{147500, 0x02352123, 0x3333330f, 0xfffffff3, 0xffffffff},/* 147.5 MHz */
	{162200, 0x026b29a3, 0x38e38e1f, 0xfff8e38e, 0xffffffff},/* 162.2 MHz */
	{176900, 0x02a329a3, 0x71c71c1f, 0xfff1c71c, 0xffffffff},/* 176.9 MHz */
	{191700, 0x02dd31a3, 0xe38e383f, 0xffe38e38, 0xffffffff},/* 191.7 MHz */
	{206400, 0x03153223, 0xc71c703f, 0xffc71c71, 0xffffffff},/* 206.4 MHz */
	{221200, 0x034fba23, 0xc71c703f, 0xffc71c71, 0xffffffff},/* 221.2 MHz */
	{235900, 0x03853a23, 0xe1e1e07f, 0xe1e1e1e1, 0xffffffe1},/* 235.9 MHz */
	{250700, 0x03bf3aa3, 0xc3c3c07f, 0xc3c3c3c3, 0xffffffc3},/* 250.7 MHz */
	{265400, 0x03f7c2a3, 0xc3c3c07f, 0xc3c3c3c3, 0xffffffc3},/* 265.4 MHz */
	{280200, 0x0431c2a3, 0x878780ff, 0x87878787, 0xffffff87},/* 280.2 MHz */
	{ 0, 0, 0, 0, 0 } /* last entry */
};

static void sa1100_update_dram_timings(int current_speed, int new_speed)
{
	struct sa1100_dram_regs *settings = sa1100_dram_settings;

	/* find speed */
	while (settings->speed != 0) {
		if (new_speed == settings->speed)
			break;

		settings++;
	}

	if (settings->speed == 0) {
		panic("%s: couldn't find dram setting for speed %d\n",
		      __func__, new_speed);
	}

	/* No risk, no fun: run with interrupts on! */
	if (new_speed > current_speed) {
		/* We're going FASTER, so first relax the memory
		 * timings before changing the core frequency
		 */

		/* Half the memory access clock */
		MDCNFG |= MDCNFG_CDB2;

		/* The order of these statements IS important, keep 8
		 * pulses!!
		 */
		MDCAS2 = settings->mdcas2;
		MDCAS1 = settings->mdcas1;
		MDCAS0 = settings->mdcas0;
		MDCNFG = settings->mdcnfg;
	} else {
		/* We're going SLOWER: first decrease the core
		 * frequency and then tighten the memory settings.
		 */

		/* Half the memory access clock */
		MDCNFG |= MDCNFG_CDB2;

		/* The order of these statements IS important, keep 8
		 * pulses!!
		 */
		MDCAS0 = settings->mdcas0;
		MDCAS1 = settings->mdcas1;
		MDCAS2 = settings->mdcas2;
		MDCNFG = settings->mdcnfg;
	}
}

static int sa1100_target(struct cpufreq_policy *policy, unsigned int ppcr)
{
	unsigned int cur = sa11x0_getspeed(0);
	unsigned int new_freq;

	new_freq = sa11x0_freq_table[ppcr].frequency;

	if (new_freq > cur)
		sa1100_update_dram_timings(cur, new_freq);

	PPCR = ppcr;

	if (new_freq < cur)
		sa1100_update_dram_timings(cur, new_freq);

	return 0;
}

static int __init sa1100_cpu_init(struct cpufreq_policy *policy)
{
	return cpufreq_generic_init(policy, sa11x0_freq_table, 0);
}

static struct cpufreq_driver sa1100_driver __refdata = {
	.flags		= CPUFREQ_STICKY | CPUFREQ_NEED_INITIAL_FREQ_CHECK |
			  CPUFREQ_NO_AUTO_DYNAMIC_SWITCHING,
	.verify		= cpufreq_generic_frequency_table_verify,
	.target_index	= sa1100_target,
	.get		= sa11x0_getspeed,
	.init		= sa1100_cpu_init,
	.name		= "sa1100",
};

static int __init sa1100_dram_init(void)
{
	if (cpu_is_sa1100())
		return cpufreq_register_driver(&sa1100_driver);
	else
		return -ENODEV;
}

arch_initcall(sa1100_dram_init);
Commit	Line	Data
1a59d1b8	1	// SPDX-License-Identifier: GPL-2.0-or-later
1da177e4 LT	2	/*
	3	* cpu-sa1100.c: clock scaling for the SA1100
	4	*
	5	* Copyright (C) 2000 2001, The Delft University of Technology
	6	*
93982535	7	* Authors:
1da177e4 LT	8	* - Johan Pouwelse (J.A.Pouwelse@its.tudelft.nl): initial version
	9	* - Erik Mouw (J.A.K.Mouw@its.tudelft.nl):
	10	* - major rewrite for linux-2.3.99
93982535	11	* - rewritten for the more generic power management scheme in
1da177e4 LT	12	* linux-2.4.5-rmk1
	13	*
	14	* This software has been developed while working on the LART
c8c4b939	15	* computing board (http://www.lartmaker.nl/), which is
1da177e4	16	* sponsored by the Mobile Multi-media Communications
50a23e6e	17	* (http://www.mobimedia.org/) and Ubiquitous Communications
1da177e4 LT	18	* (http://www.ubicom.tudelft.nl/) projects.
	19	*
	20	* The authors can be reached at:
	21	*
	22	* Erik Mouw
	23	* Information and Communication Theory Group
	24	* Faculty of Information Technology and Systems
	25	* Delft University of Technology
	26	* P.O. Box 5031
	27	* 2600 GA Delft
	28	* The Netherlands
	29	*
1da177e4 LT	30	* Theory of operations
1da177e4 LT	31	* ====================
93982535	32	*
1da177e4 LT	33	* Clock scaling can be used to lower the power consumption of the CPU
	34	* core. This will give you a somewhat longer running time.
	35	*
	36	* The SA-1100 has a single register to change the core clock speed:
	37	*
	38	* PPCR 0x90020014 PLL config
	39	*
	40	* However, the DRAM timings are closely related to the core clock
	41	* speed, so we need to change these, too. The used registers are:
	42	*
	43	* MDCNFG 0xA0000000 DRAM config
	44	* MDCAS0 0xA0000004 Access waveform
	45	* MDCAS1 0xA0000008 Access waveform
93982535	46	* MDCAS2 0xA000000C Access waveform
1da177e4 LT	47	*
	48	* Care must be taken to change the DRAM parameters the correct way,
	49	* because otherwise the DRAM becomes unusable and the kernel will
93982535	50	* crash.
1da177e4 LT	51	*
	52	* The simple solution to avoid a kernel crash is to put the actual
	53	* clock change in ROM and jump to that code from the kernel. The main
	54	* disadvantage is that the ROM has to be modified, which is not
	55	* possible on all SA-1100 platforms. Another disadvantage is that
25985edc	56	* jumping to ROM makes clock switching unnecessary complicated.
1da177e4 LT	57	*
	58	* The idea behind this driver is that the memory configuration can be
	59	* changed while running from DRAM (even with interrupts turned on!)
	60	* as long as all re-configuration steps yield a valid DRAM
	61	* configuration. The advantages are clear: it will run on all SA-1100
	62	* platforms, and the code is very simple.
93982535	63	*
1da177e4 LT	64	* If you really want to understand what is going on in
	65	* sa1100_update_dram_timings(), you'll have to read sections 8.2,
	66	* 9.5.7.3, and 10.2 from the "Intel StrongARM SA-1100 Microprocessor
	67	* Developers Manual" (available for free from Intel).
1da177e4 LT	68	*/
	69
	70	#include <linux/kernel.h>
	71	#include <linux/types.h>
	72	#include <linux/init.h>
	73	#include <linux/cpufreq.h>
3169663a	74	#include <linux/io.h>
1da177e4	75
0ba8b9b2 RK	76	#include <asm/cputype.h>
0ba8b9b2 RK	77
59a2e613	78	#include <mach/generic.h>
a09e64fb	79	#include <mach/hardware.h>
1da177e4	80
d03f322c	81	struct sa1100_dram_regs {
1da177e4 LT	82	int speed;
1da177e4 LT	83	u32 mdcnfg;
93982535	84	u32 mdcas0;
1da177e4 LT	85	u32 mdcas1;
1da177e4 LT	86	u32 mdcas2;
d03f322c	87	};
1da177e4 LT	88
	89
	90	static struct cpufreq_driver sa1100_driver;
	91
d03f322c MRJ	92	static struct sa1100_dram_regs sa1100_dram_settings[] = {
	93	/speed, mdcnfg, mdcas0, mdcas1, mdcas2, clock freq /
	94	{ 59000, 0x00dc88a3, 0xcccccccf, 0xfffffffc, 0xffffffff},/* 59.0 MHz */
	95	{ 73700, 0x011490a3, 0xcccccccf, 0xfffffffc, 0xffffffff},/* 73.7 MHz */
	96	{ 88500, 0x014e90a3, 0xcccccccf, 0xfffffffc, 0xffffffff},/* 88.5 MHz */
	97	{103200, 0x01889923, 0xcccccccf, 0xfffffffc, 0xffffffff},/* 103.2 MHz */
	98	{118000, 0x01c29923, 0x9999998f, 0xfffffff9, 0xffffffff},/* 118.0 MHz */
	99	{132700, 0x01fb2123, 0x9999998f, 0xfffffff9, 0xffffffff},/* 132.7 MHz */
	100	{147500, 0x02352123, 0x3333330f, 0xfffffff3, 0xffffffff},/* 147.5 MHz */
	101	{162200, 0x026b29a3, 0x38e38e1f, 0xfff8e38e, 0xffffffff},/* 162.2 MHz */
	102	{176900, 0x02a329a3, 0x71c71c1f, 0xfff1c71c, 0xffffffff},/* 176.9 MHz */
	103	{191700, 0x02dd31a3, 0xe38e383f, 0xffe38e38, 0xffffffff},/* 191.7 MHz */
	104	{206400, 0x03153223, 0xc71c703f, 0xffc71c71, 0xffffffff},/* 206.4 MHz */
	105	{221200, 0x034fba23, 0xc71c703f, 0xffc71c71, 0xffffffff},/* 221.2 MHz */
	106	{235900, 0x03853a23, 0xe1e1e07f, 0xe1e1e1e1, 0xffffffe1},/* 235.9 MHz */
	107	{250700, 0x03bf3aa3, 0xc3c3c07f, 0xc3c3c3c3, 0xffffffc3},/* 250.7 MHz */
	108	{265400, 0x03f7c2a3, 0xc3c3c07f, 0xc3c3c3c3, 0xffffffc3},/* 265.4 MHz */
	109	{280200, 0x0431c2a3, 0x878780ff, 0x87878787, 0xffffff87},/* 280.2 MHz */
1da177e4 LT	110	{ 0, 0, 0, 0, 0 } /* last entry */
	111	};
	112
	113	static void sa1100_update_dram_timings(int current_speed, int new_speed)
	114	{
d03f322c	115	struct sa1100_dram_regs *settings = sa1100_dram_settings;
1da177e4 LT	116
	117	/* find speed */
	118	while (settings->speed != 0) {
d03f322c	119	if (new_speed == settings->speed)
1da177e4	120	break;
d03f322c	121
1da177e4 LT	122	settings++;
	123	}
	124
	125	if (settings->speed == 0) {
	126	panic("%s: couldn't find dram setting for speed %d\n",
8e86f427	127	__func__, new_speed);
1da177e4 LT	128	}
	129
	130	/* No risk, no fun: run with interrupts on! */
	131	if (new_speed > current_speed) {
	132	/* We're going FASTER, so first relax the memory
93982535	133	* timings before changing the core frequency
1da177e4	134	*/
d03f322c	135
1da177e4 LT	136	/* Half the memory access clock */
	137	MDCNFG \|= MDCNFG_CDB2;
	138
	139	/* The order of these statements IS important, keep 8
	140	* pulses!!
	141	*/
	142	MDCAS2 = settings->mdcas2;
	143	MDCAS1 = settings->mdcas1;
	144	MDCAS0 = settings->mdcas0;
	145	MDCNFG = settings->mdcnfg;
	146	} else {
	147	/* We're going SLOWER: first decrease the core
	148	* frequency and then tighten the memory settings.
	149	*/
	150
	151	/* Half the memory access clock */
	152	MDCNFG \|= MDCNFG_CDB2;
	153
	154	/* The order of these statements IS important, keep 8
	155	* pulses!!
	156	*/
	157	MDCAS0 = settings->mdcas0;
	158	MDCAS1 = settings->mdcas1;
	159	MDCAS2 = settings->mdcas2;
	160	MDCNFG = settings->mdcnfg;
	161	}
	162	}
	163
9c0ebcf7	164	static int sa1100_target(struct cpufreq_policy *policy, unsigned int ppcr)
1da177e4 LT	165	{
1da177e4 LT	166	unsigned int cur = sa11x0_getspeed(0);
d4019f0a	167	unsigned int new_freq;
521e9549	168
d4019f0a	169	new_freq = sa11x0_freq_table[ppcr].frequency;
1da177e4	170
d4019f0a VK	171	if (new_freq > cur)
d4019f0a VK	172	sa1100_update_dram_timings(cur, new_freq);
1da177e4	173
9c0ebcf7	174	PPCR = ppcr;
1da177e4	175
d4019f0a VK	176	if (new_freq < cur)
d4019f0a VK	177	sa1100_update_dram_timings(cur, new_freq);
1da177e4 LT	178
	179	return 0;
	180	}
	181
	182	static int __init sa1100_cpu_init(struct cpufreq_policy *policy)
	183	{
fe829ed8	184	return cpufreq_generic_init(policy, sa11x0_freq_table, 0);
1da177e4 LT	185	}
1da177e4 LT	186
7a28b5a2	187	static struct cpufreq_driver sa1100_driver __refdata = {
fe829ed8 VK	188	.flags = CPUFREQ_STICKY \| CPUFREQ_NEED_INITIAL_FREQ_CHECK \|
fe829ed8 VK	189	CPUFREQ_NO_AUTO_DYNAMIC_SWITCHING,
dd9f2639	190	.verify = cpufreq_generic_frequency_table_verify,
9c0ebcf7	191	.target_index = sa1100_target,
1da177e4 LT	192	.get = sa11x0_getspeed,
	193	.init = sa1100_cpu_init,
	194	.name = "sa1100",
	195	};
	196
	197	static int __init sa1100_dram_init(void)
	198	{
0ba8b9b2	199	if (cpu_is_sa1100())
1da177e4 LT	200	return cpufreq_register_driver(&sa1100_driver);
	201	else
	202	return -ENODEV;
	203	}
	204
	205	arch_initcall(sa1100_dram_init);