Commit | Line | Data |
---|---|---|
efad0117 | 1 | // SPDX-License-Identifier: GPL-2.0 |
3fb1b6ad MD |
2 | /* |
3 | * SuperH Timer Support - CMT | |
4 | * | |
5 | * Copyright (C) 2008 Magnus Damm | |
3fb1b6ad MD |
6 | */ |
7 | ||
e7a9bcc2 LP |
8 | #include <linux/clk.h> |
9 | #include <linux/clockchips.h> | |
10 | #include <linux/clocksource.h> | |
11 | #include <linux/delay.h> | |
12 | #include <linux/err.h> | |
3fb1b6ad | 13 | #include <linux/init.h> |
3fb1b6ad | 14 | #include <linux/interrupt.h> |
3fb1b6ad | 15 | #include <linux/io.h> |
e7a9bcc2 | 16 | #include <linux/ioport.h> |
3fb1b6ad | 17 | #include <linux/irq.h> |
7deeab5d | 18 | #include <linux/module.h> |
1768aa2f | 19 | #include <linux/of.h> |
2d1d5172 | 20 | #include <linux/of_device.h> |
e7a9bcc2 | 21 | #include <linux/platform_device.h> |
615a445f | 22 | #include <linux/pm_domain.h> |
bad81383 | 23 | #include <linux/pm_runtime.h> |
e7a9bcc2 LP |
24 | #include <linux/sh_timer.h> |
25 | #include <linux/slab.h> | |
26 | #include <linux/spinlock.h> | |
3fb1b6ad | 27 | |
507fd01d BG |
28 | #ifdef CONFIG_SUPERH |
29 | #include <asm/platform_early.h> | |
30 | #endif | |
31 | ||
2653caf4 | 32 | struct sh_cmt_device; |
7269f933 | 33 | |
2cda3ac4 LP |
34 | /* |
35 | * The CMT comes in 5 different identified flavours, depending not only on the | |
36 | * SoC but also on the particular instance. The following table lists the main | |
37 | * characteristics of those flavours. | |
38 | * | |
83c79a6d | 39 | * 16B 32B 32B-F 48B R-Car Gen2 |
2cda3ac4 LP |
40 | * ----------------------------------------------------------------------------- |
41 | * Channels 2 1/4 1 6 2/8 | |
42 | * Control Width 16 16 16 16 32 | |
43 | * Counter Width 16 32 32 32/48 32/48 | |
44 | * Shared Start/Stop Y Y Y Y N | |
45 | * | |
83c79a6d MD |
46 | * The r8a73a4 / R-Car Gen2 version has a per-channel start/stop register |
47 | * located in the channel registers block. All other versions have a shared | |
48 | * start/stop register located in the global space. | |
2cda3ac4 | 49 | * |
81b3b271 LP |
50 | * Channels are indexed from 0 to N-1 in the documentation. The channel index |
51 | * infers the start/stop bit position in the control register and the channel | |
52 | * registers block address. Some CMT instances have a subset of channels | |
53 | * available, in which case the index in the documentation doesn't match the | |
54 | * "real" index as implemented in hardware. This is for instance the case with | |
55 | * CMT0 on r8a7740, which is a 32-bit variant with a single channel numbered 0 | |
56 | * in the documentation but using start/stop bit 5 and having its registers | |
57 | * block at 0x60. | |
58 | * | |
59 | * Similarly CMT0 on r8a73a4, r8a7790 and r8a7791, while implementing 32-bit | |
2cda3ac4 LP |
60 | * channels only, is a 48-bit gen2 CMT with the 48-bit channels unavailable. |
61 | */ | |
62 | ||
63 | enum sh_cmt_model { | |
64 | SH_CMT_16BIT, | |
65 | SH_CMT_32BIT, | |
2cda3ac4 | 66 | SH_CMT_48BIT, |
83c79a6d MD |
67 | SH_CMT0_RCAR_GEN2, |
68 | SH_CMT1_RCAR_GEN2, | |
2cda3ac4 LP |
69 | }; |
70 | ||
71 | struct sh_cmt_info { | |
72 | enum sh_cmt_model model; | |
73 | ||
464eed84 MD |
74 | unsigned int channels_mask; |
75 | ||
2cda3ac4 | 76 | unsigned long width; /* 16 or 32 bit version of hardware block */ |
22627c6f SS |
77 | u32 overflow_bit; |
78 | u32 clear_bits; | |
2cda3ac4 LP |
79 | |
80 | /* callbacks for CMSTR and CMCSR access */ | |
22627c6f | 81 | u32 (*read_control)(void __iomem *base, unsigned long offs); |
2cda3ac4 | 82 | void (*write_control)(void __iomem *base, unsigned long offs, |
22627c6f | 83 | u32 value); |
2cda3ac4 LP |
84 | |
85 | /* callbacks for CMCNT and CMCOR access */ | |
22627c6f SS |
86 | u32 (*read_count)(void __iomem *base, unsigned long offs); |
87 | void (*write_count)(void __iomem *base, unsigned long offs, u32 value); | |
2cda3ac4 LP |
88 | }; |
89 | ||
7269f933 | 90 | struct sh_cmt_channel { |
2653caf4 | 91 | struct sh_cmt_device *cmt; |
3fb1b6ad | 92 | |
81b3b271 LP |
93 | unsigned int index; /* Index in the documentation */ |
94 | unsigned int hwidx; /* Real hardware index */ | |
95 | ||
96 | void __iomem *iostart; | |
97 | void __iomem *ioctrl; | |
c924d2d2 | 98 | |
81b3b271 | 99 | unsigned int timer_bit; |
3fb1b6ad | 100 | unsigned long flags; |
22627c6f SS |
101 | u32 match_value; |
102 | u32 next_match_value; | |
103 | u32 max_match_value; | |
7d0c399f | 104 | raw_spinlock_t lock; |
3fb1b6ad | 105 | struct clock_event_device ced; |
19bdc9d0 | 106 | struct clocksource cs; |
37e7742c | 107 | u64 total_cycles; |
bad81383 | 108 | bool cs_enabled; |
7269f933 LP |
109 | }; |
110 | ||
2653caf4 | 111 | struct sh_cmt_device { |
7269f933 LP |
112 | struct platform_device *pdev; |
113 | ||
2cda3ac4 LP |
114 | const struct sh_cmt_info *info; |
115 | ||
7269f933 | 116 | void __iomem *mapbase; |
7269f933 | 117 | struct clk *clk; |
890f423b | 118 | unsigned long rate; |
7269f933 | 119 | |
de599c88 LP |
120 | raw_spinlock_t lock; /* Protect the shared start/stop register */ |
121 | ||
f5ec9b19 LP |
122 | struct sh_cmt_channel *channels; |
123 | unsigned int num_channels; | |
1768aa2f | 124 | unsigned int hw_channels; |
81b3b271 LP |
125 | |
126 | bool has_clockevent; | |
127 | bool has_clocksource; | |
3fb1b6ad MD |
128 | }; |
129 | ||
d14be99b LP |
130 | #define SH_CMT16_CMCSR_CMF (1 << 7) |
131 | #define SH_CMT16_CMCSR_CMIE (1 << 6) | |
132 | #define SH_CMT16_CMCSR_CKS8 (0 << 0) | |
133 | #define SH_CMT16_CMCSR_CKS32 (1 << 0) | |
134 | #define SH_CMT16_CMCSR_CKS128 (2 << 0) | |
135 | #define SH_CMT16_CMCSR_CKS512 (3 << 0) | |
136 | #define SH_CMT16_CMCSR_CKS_MASK (3 << 0) | |
137 | ||
138 | #define SH_CMT32_CMCSR_CMF (1 << 15) | |
139 | #define SH_CMT32_CMCSR_OVF (1 << 14) | |
140 | #define SH_CMT32_CMCSR_WRFLG (1 << 13) | |
141 | #define SH_CMT32_CMCSR_STTF (1 << 12) | |
142 | #define SH_CMT32_CMCSR_STPF (1 << 11) | |
143 | #define SH_CMT32_CMCSR_SSIE (1 << 10) | |
144 | #define SH_CMT32_CMCSR_CMS (1 << 9) | |
145 | #define SH_CMT32_CMCSR_CMM (1 << 8) | |
146 | #define SH_CMT32_CMCSR_CMTOUT_IE (1 << 7) | |
147 | #define SH_CMT32_CMCSR_CMR_NONE (0 << 4) | |
148 | #define SH_CMT32_CMCSR_CMR_DMA (1 << 4) | |
149 | #define SH_CMT32_CMCSR_CMR_IRQ (2 << 4) | |
150 | #define SH_CMT32_CMCSR_CMR_MASK (3 << 4) | |
151 | #define SH_CMT32_CMCSR_DBGIVD (1 << 3) | |
152 | #define SH_CMT32_CMCSR_CKS_RCLK8 (4 << 0) | |
153 | #define SH_CMT32_CMCSR_CKS_RCLK32 (5 << 0) | |
154 | #define SH_CMT32_CMCSR_CKS_RCLK128 (6 << 0) | |
155 | #define SH_CMT32_CMCSR_CKS_RCLK1 (7 << 0) | |
156 | #define SH_CMT32_CMCSR_CKS_MASK (7 << 0) | |
157 | ||
22627c6f | 158 | static u32 sh_cmt_read16(void __iomem *base, unsigned long offs) |
587acb3d MD |
159 | { |
160 | return ioread16(base + (offs << 1)); | |
161 | } | |
162 | ||
22627c6f | 163 | static u32 sh_cmt_read32(void __iomem *base, unsigned long offs) |
a6a912ca MD |
164 | { |
165 | return ioread32(base + (offs << 2)); | |
166 | } | |
167 | ||
22627c6f | 168 | static void sh_cmt_write16(void __iomem *base, unsigned long offs, u32 value) |
587acb3d MD |
169 | { |
170 | iowrite16(value, base + (offs << 1)); | |
171 | } | |
3fb1b6ad | 172 | |
22627c6f | 173 | static void sh_cmt_write32(void __iomem *base, unsigned long offs, u32 value) |
a6a912ca MD |
174 | { |
175 | iowrite32(value, base + (offs << 2)); | |
176 | } | |
177 | ||
2cda3ac4 LP |
178 | static const struct sh_cmt_info sh_cmt_info[] = { |
179 | [SH_CMT_16BIT] = { | |
180 | .model = SH_CMT_16BIT, | |
181 | .width = 16, | |
d14be99b LP |
182 | .overflow_bit = SH_CMT16_CMCSR_CMF, |
183 | .clear_bits = ~SH_CMT16_CMCSR_CMF, | |
2cda3ac4 LP |
184 | .read_control = sh_cmt_read16, |
185 | .write_control = sh_cmt_write16, | |
186 | .read_count = sh_cmt_read16, | |
187 | .write_count = sh_cmt_write16, | |
188 | }, | |
189 | [SH_CMT_32BIT] = { | |
190 | .model = SH_CMT_32BIT, | |
191 | .width = 32, | |
d14be99b LP |
192 | .overflow_bit = SH_CMT32_CMCSR_CMF, |
193 | .clear_bits = ~(SH_CMT32_CMCSR_CMF | SH_CMT32_CMCSR_OVF), | |
2cda3ac4 LP |
194 | .read_control = sh_cmt_read16, |
195 | .write_control = sh_cmt_write16, | |
196 | .read_count = sh_cmt_read32, | |
197 | .write_count = sh_cmt_write32, | |
198 | }, | |
2cda3ac4 LP |
199 | [SH_CMT_48BIT] = { |
200 | .model = SH_CMT_48BIT, | |
464eed84 | 201 | .channels_mask = 0x3f, |
2cda3ac4 | 202 | .width = 32, |
d14be99b LP |
203 | .overflow_bit = SH_CMT32_CMCSR_CMF, |
204 | .clear_bits = ~(SH_CMT32_CMCSR_CMF | SH_CMT32_CMCSR_OVF), | |
2cda3ac4 LP |
205 | .read_control = sh_cmt_read32, |
206 | .write_control = sh_cmt_write32, | |
207 | .read_count = sh_cmt_read32, | |
208 | .write_count = sh_cmt_write32, | |
209 | }, | |
83c79a6d MD |
210 | [SH_CMT0_RCAR_GEN2] = { |
211 | .model = SH_CMT0_RCAR_GEN2, | |
212 | .channels_mask = 0x60, | |
213 | .width = 32, | |
214 | .overflow_bit = SH_CMT32_CMCSR_CMF, | |
215 | .clear_bits = ~(SH_CMT32_CMCSR_CMF | SH_CMT32_CMCSR_OVF), | |
216 | .read_control = sh_cmt_read32, | |
217 | .write_control = sh_cmt_write32, | |
218 | .read_count = sh_cmt_read32, | |
219 | .write_count = sh_cmt_write32, | |
220 | }, | |
221 | [SH_CMT1_RCAR_GEN2] = { | |
222 | .model = SH_CMT1_RCAR_GEN2, | |
223 | .channels_mask = 0xff, | |
2cda3ac4 | 224 | .width = 32, |
d14be99b LP |
225 | .overflow_bit = SH_CMT32_CMCSR_CMF, |
226 | .clear_bits = ~(SH_CMT32_CMCSR_CMF | SH_CMT32_CMCSR_OVF), | |
2cda3ac4 LP |
227 | .read_control = sh_cmt_read32, |
228 | .write_control = sh_cmt_write32, | |
229 | .read_count = sh_cmt_read32, | |
230 | .write_count = sh_cmt_write32, | |
231 | }, | |
232 | }; | |
233 | ||
3fb1b6ad MD |
234 | #define CMCSR 0 /* channel register */ |
235 | #define CMCNT 1 /* channel register */ | |
236 | #define CMCOR 2 /* channel register */ | |
237 | ||
22627c6f | 238 | static inline u32 sh_cmt_read_cmstr(struct sh_cmt_channel *ch) |
1b56b96b | 239 | { |
81b3b271 LP |
240 | if (ch->iostart) |
241 | return ch->cmt->info->read_control(ch->iostart, 0); | |
242 | else | |
243 | return ch->cmt->info->read_control(ch->cmt->mapbase, 0); | |
1b56b96b MD |
244 | } |
245 | ||
22627c6f | 246 | static inline void sh_cmt_write_cmstr(struct sh_cmt_channel *ch, u32 value) |
1b56b96b | 247 | { |
81b3b271 LP |
248 | if (ch->iostart) |
249 | ch->cmt->info->write_control(ch->iostart, 0, value); | |
250 | else | |
251 | ch->cmt->info->write_control(ch->cmt->mapbase, 0, value); | |
1b56b96b MD |
252 | } |
253 | ||
22627c6f | 254 | static inline u32 sh_cmt_read_cmcsr(struct sh_cmt_channel *ch) |
1b56b96b | 255 | { |
81b3b271 | 256 | return ch->cmt->info->read_control(ch->ioctrl, CMCSR); |
3fb1b6ad MD |
257 | } |
258 | ||
22627c6f | 259 | static inline void sh_cmt_write_cmcsr(struct sh_cmt_channel *ch, u32 value) |
1b56b96b | 260 | { |
81b3b271 | 261 | ch->cmt->info->write_control(ch->ioctrl, CMCSR, value); |
1b56b96b MD |
262 | } |
263 | ||
22627c6f | 264 | static inline u32 sh_cmt_read_cmcnt(struct sh_cmt_channel *ch) |
1b56b96b | 265 | { |
81b3b271 | 266 | return ch->cmt->info->read_count(ch->ioctrl, CMCNT); |
1b56b96b MD |
267 | } |
268 | ||
22627c6f | 269 | static inline void sh_cmt_write_cmcnt(struct sh_cmt_channel *ch, u32 value) |
1b56b96b | 270 | { |
81b3b271 | 271 | ch->cmt->info->write_count(ch->ioctrl, CMCNT, value); |
1b56b96b MD |
272 | } |
273 | ||
22627c6f | 274 | static inline void sh_cmt_write_cmcor(struct sh_cmt_channel *ch, u32 value) |
1b56b96b | 275 | { |
81b3b271 | 276 | ch->cmt->info->write_count(ch->ioctrl, CMCOR, value); |
1b56b96b MD |
277 | } |
278 | ||
22627c6f | 279 | static u32 sh_cmt_get_counter(struct sh_cmt_channel *ch, u32 *has_wrapped) |
3fb1b6ad | 280 | { |
22627c6f SS |
281 | u32 v1, v2, v3; |
282 | u32 o1, o2; | |
5b644c7a | 283 | |
2cda3ac4 | 284 | o1 = sh_cmt_read_cmcsr(ch) & ch->cmt->info->overflow_bit; |
3fb1b6ad MD |
285 | |
286 | /* Make sure the timer value is stable. Stolen from acpi_pm.c */ | |
287 | do { | |
5b644c7a | 288 | o2 = o1; |
7269f933 LP |
289 | v1 = sh_cmt_read_cmcnt(ch); |
290 | v2 = sh_cmt_read_cmcnt(ch); | |
291 | v3 = sh_cmt_read_cmcnt(ch); | |
2cda3ac4 | 292 | o1 = sh_cmt_read_cmcsr(ch) & ch->cmt->info->overflow_bit; |
5b644c7a MD |
293 | } while (unlikely((o1 != o2) || (v1 > v2 && v1 < v3) |
294 | || (v2 > v3 && v2 < v1) || (v3 > v1 && v3 < v2))); | |
3fb1b6ad | 295 | |
5b644c7a | 296 | *has_wrapped = o1; |
3fb1b6ad MD |
297 | return v2; |
298 | } | |
299 | ||
7269f933 | 300 | static void sh_cmt_start_stop_ch(struct sh_cmt_channel *ch, int start) |
3fb1b6ad | 301 | { |
22627c6f SS |
302 | unsigned long flags; |
303 | u32 value; | |
3fb1b6ad MD |
304 | |
305 | /* start stop register shared by multiple timer channels */ | |
de599c88 | 306 | raw_spin_lock_irqsave(&ch->cmt->lock, flags); |
7269f933 | 307 | value = sh_cmt_read_cmstr(ch); |
3fb1b6ad MD |
308 | |
309 | if (start) | |
81b3b271 | 310 | value |= 1 << ch->timer_bit; |
3fb1b6ad | 311 | else |
81b3b271 | 312 | value &= ~(1 << ch->timer_bit); |
3fb1b6ad | 313 | |
7269f933 | 314 | sh_cmt_write_cmstr(ch, value); |
de599c88 | 315 | raw_spin_unlock_irqrestore(&ch->cmt->lock, flags); |
3fb1b6ad MD |
316 | } |
317 | ||
890f423b | 318 | static int sh_cmt_enable(struct sh_cmt_channel *ch) |
3fb1b6ad | 319 | { |
3f7e5e24 | 320 | int k, ret; |
3fb1b6ad | 321 | |
7269f933 LP |
322 | pm_runtime_get_sync(&ch->cmt->pdev->dev); |
323 | dev_pm_syscore_device(&ch->cmt->pdev->dev, true); | |
bad81383 | 324 | |
9436b4ab | 325 | /* enable clock */ |
7269f933 | 326 | ret = clk_enable(ch->cmt->clk); |
3fb1b6ad | 327 | if (ret) { |
740a9518 LP |
328 | dev_err(&ch->cmt->pdev->dev, "ch%u: cannot enable clock\n", |
329 | ch->index); | |
3f7e5e24 | 330 | goto err0; |
3fb1b6ad | 331 | } |
3fb1b6ad MD |
332 | |
333 | /* make sure channel is disabled */ | |
7269f933 | 334 | sh_cmt_start_stop_ch(ch, 0); |
3fb1b6ad MD |
335 | |
336 | /* configure channel, periodic mode and maximum timeout */ | |
2cda3ac4 | 337 | if (ch->cmt->info->width == 16) { |
d14be99b LP |
338 | sh_cmt_write_cmcsr(ch, SH_CMT16_CMCSR_CMIE | |
339 | SH_CMT16_CMCSR_CKS512); | |
3014f474 | 340 | } else { |
d14be99b LP |
341 | sh_cmt_write_cmcsr(ch, SH_CMT32_CMCSR_CMM | |
342 | SH_CMT32_CMCSR_CMTOUT_IE | | |
343 | SH_CMT32_CMCSR_CMR_IRQ | | |
344 | SH_CMT32_CMCSR_CKS_RCLK8); | |
3014f474 | 345 | } |
3fb1b6ad | 346 | |
7269f933 LP |
347 | sh_cmt_write_cmcor(ch, 0xffffffff); |
348 | sh_cmt_write_cmcnt(ch, 0); | |
3fb1b6ad | 349 | |
3f7e5e24 MD |
350 | /* |
351 | * According to the sh73a0 user's manual, as CMCNT can be operated | |
ad7794d4 | 352 | * only by the RCLK (Pseudo 32 kHz), there's one restriction on |
3f7e5e24 MD |
353 | * modifying CMCNT register; two RCLK cycles are necessary before |
354 | * this register is either read or any modification of the value | |
355 | * it holds is reflected in the LSI's actual operation. | |
356 | * | |
357 | * While at it, we're supposed to clear out the CMCNT as of this | |
358 | * moment, so make sure it's processed properly here. This will | |
359 | * take RCLKx2 at maximum. | |
360 | */ | |
361 | for (k = 0; k < 100; k++) { | |
7269f933 | 362 | if (!sh_cmt_read_cmcnt(ch)) |
3f7e5e24 MD |
363 | break; |
364 | udelay(1); | |
365 | } | |
366 | ||
7269f933 | 367 | if (sh_cmt_read_cmcnt(ch)) { |
740a9518 LP |
368 | dev_err(&ch->cmt->pdev->dev, "ch%u: cannot clear CMCNT\n", |
369 | ch->index); | |
3f7e5e24 MD |
370 | ret = -ETIMEDOUT; |
371 | goto err1; | |
372 | } | |
373 | ||
3fb1b6ad | 374 | /* enable channel */ |
7269f933 | 375 | sh_cmt_start_stop_ch(ch, 1); |
3fb1b6ad | 376 | return 0; |
3f7e5e24 MD |
377 | err1: |
378 | /* stop clock */ | |
7269f933 | 379 | clk_disable(ch->cmt->clk); |
3f7e5e24 MD |
380 | |
381 | err0: | |
382 | return ret; | |
3fb1b6ad MD |
383 | } |
384 | ||
7269f933 | 385 | static void sh_cmt_disable(struct sh_cmt_channel *ch) |
3fb1b6ad MD |
386 | { |
387 | /* disable channel */ | |
7269f933 | 388 | sh_cmt_start_stop_ch(ch, 0); |
3fb1b6ad | 389 | |
be890a1a | 390 | /* disable interrupts in CMT block */ |
7269f933 | 391 | sh_cmt_write_cmcsr(ch, 0); |
be890a1a | 392 | |
9436b4ab | 393 | /* stop clock */ |
7269f933 | 394 | clk_disable(ch->cmt->clk); |
bad81383 | 395 | |
7269f933 LP |
396 | dev_pm_syscore_device(&ch->cmt->pdev->dev, false); |
397 | pm_runtime_put(&ch->cmt->pdev->dev); | |
3fb1b6ad MD |
398 | } |
399 | ||
400 | /* private flags */ | |
401 | #define FLAG_CLOCKEVENT (1 << 0) | |
402 | #define FLAG_CLOCKSOURCE (1 << 1) | |
403 | #define FLAG_REPROGRAM (1 << 2) | |
404 | #define FLAG_SKIPEVENT (1 << 3) | |
405 | #define FLAG_IRQCONTEXT (1 << 4) | |
406 | ||
7269f933 | 407 | static void sh_cmt_clock_event_program_verify(struct sh_cmt_channel *ch, |
3fb1b6ad MD |
408 | int absolute) |
409 | { | |
22627c6f SS |
410 | u32 value = ch->next_match_value; |
411 | u32 new_match; | |
412 | u32 delay = 0; | |
413 | u32 now = 0; | |
414 | u32 has_wrapped; | |
3fb1b6ad | 415 | |
7269f933 LP |
416 | now = sh_cmt_get_counter(ch, &has_wrapped); |
417 | ch->flags |= FLAG_REPROGRAM; /* force reprogram */ | |
3fb1b6ad MD |
418 | |
419 | if (has_wrapped) { | |
420 | /* we're competing with the interrupt handler. | |
421 | * -> let the interrupt handler reprogram the timer. | |
422 | * -> interrupt number two handles the event. | |
423 | */ | |
7269f933 | 424 | ch->flags |= FLAG_SKIPEVENT; |
3fb1b6ad MD |
425 | return; |
426 | } | |
427 | ||
428 | if (absolute) | |
429 | now = 0; | |
430 | ||
431 | do { | |
432 | /* reprogram the timer hardware, | |
433 | * but don't save the new match value yet. | |
434 | */ | |
435 | new_match = now + value + delay; | |
7269f933 LP |
436 | if (new_match > ch->max_match_value) |
437 | new_match = ch->max_match_value; | |
3fb1b6ad | 438 | |
7269f933 | 439 | sh_cmt_write_cmcor(ch, new_match); |
3fb1b6ad | 440 | |
7269f933 LP |
441 | now = sh_cmt_get_counter(ch, &has_wrapped); |
442 | if (has_wrapped && (new_match > ch->match_value)) { | |
3fb1b6ad MD |
443 | /* we are changing to a greater match value, |
444 | * so this wrap must be caused by the counter | |
445 | * matching the old value. | |
446 | * -> first interrupt reprograms the timer. | |
447 | * -> interrupt number two handles the event. | |
448 | */ | |
7269f933 | 449 | ch->flags |= FLAG_SKIPEVENT; |
3fb1b6ad MD |
450 | break; |
451 | } | |
452 | ||
453 | if (has_wrapped) { | |
454 | /* we are changing to a smaller match value, | |
455 | * so the wrap must be caused by the counter | |
456 | * matching the new value. | |
457 | * -> save programmed match value. | |
458 | * -> let isr handle the event. | |
459 | */ | |
7269f933 | 460 | ch->match_value = new_match; |
3fb1b6ad MD |
461 | break; |
462 | } | |
463 | ||
464 | /* be safe: verify hardware settings */ | |
465 | if (now < new_match) { | |
466 | /* timer value is below match value, all good. | |
467 | * this makes sure we won't miss any match events. | |
468 | * -> save programmed match value. | |
469 | * -> let isr handle the event. | |
470 | */ | |
7269f933 | 471 | ch->match_value = new_match; |
3fb1b6ad MD |
472 | break; |
473 | } | |
474 | ||
475 | /* the counter has reached a value greater | |
476 | * than our new match value. and since the | |
477 | * has_wrapped flag isn't set we must have | |
478 | * programmed a too close event. | |
479 | * -> increase delay and retry. | |
480 | */ | |
481 | if (delay) | |
482 | delay <<= 1; | |
483 | else | |
484 | delay = 1; | |
485 | ||
486 | if (!delay) | |
740a9518 LP |
487 | dev_warn(&ch->cmt->pdev->dev, "ch%u: too long delay\n", |
488 | ch->index); | |
3fb1b6ad MD |
489 | |
490 | } while (delay); | |
491 | } | |
492 | ||
7269f933 | 493 | static void __sh_cmt_set_next(struct sh_cmt_channel *ch, unsigned long delta) |
3fb1b6ad | 494 | { |
7269f933 | 495 | if (delta > ch->max_match_value) |
740a9518 LP |
496 | dev_warn(&ch->cmt->pdev->dev, "ch%u: delta out of range\n", |
497 | ch->index); | |
3fb1b6ad | 498 | |
7269f933 LP |
499 | ch->next_match_value = delta; |
500 | sh_cmt_clock_event_program_verify(ch, 0); | |
65ada547 TY |
501 | } |
502 | ||
7269f933 | 503 | static void sh_cmt_set_next(struct sh_cmt_channel *ch, unsigned long delta) |
65ada547 TY |
504 | { |
505 | unsigned long flags; | |
506 | ||
7269f933 LP |
507 | raw_spin_lock_irqsave(&ch->lock, flags); |
508 | __sh_cmt_set_next(ch, delta); | |
509 | raw_spin_unlock_irqrestore(&ch->lock, flags); | |
3fb1b6ad MD |
510 | } |
511 | ||
512 | static irqreturn_t sh_cmt_interrupt(int irq, void *dev_id) | |
513 | { | |
7269f933 | 514 | struct sh_cmt_channel *ch = dev_id; |
3fb1b6ad MD |
515 | |
516 | /* clear flags */ | |
2cda3ac4 LP |
517 | sh_cmt_write_cmcsr(ch, sh_cmt_read_cmcsr(ch) & |
518 | ch->cmt->info->clear_bits); | |
3fb1b6ad MD |
519 | |
520 | /* update clock source counter to begin with if enabled | |
521 | * the wrap flag should be cleared by the timer specific | |
522 | * isr before we end up here. | |
523 | */ | |
7269f933 LP |
524 | if (ch->flags & FLAG_CLOCKSOURCE) |
525 | ch->total_cycles += ch->match_value + 1; | |
3fb1b6ad | 526 | |
7269f933 LP |
527 | if (!(ch->flags & FLAG_REPROGRAM)) |
528 | ch->next_match_value = ch->max_match_value; | |
3fb1b6ad | 529 | |
7269f933 | 530 | ch->flags |= FLAG_IRQCONTEXT; |
3fb1b6ad | 531 | |
7269f933 LP |
532 | if (ch->flags & FLAG_CLOCKEVENT) { |
533 | if (!(ch->flags & FLAG_SKIPEVENT)) { | |
051b782e | 534 | if (clockevent_state_oneshot(&ch->ced)) { |
7269f933 LP |
535 | ch->next_match_value = ch->max_match_value; |
536 | ch->flags |= FLAG_REPROGRAM; | |
3fb1b6ad MD |
537 | } |
538 | ||
7269f933 | 539 | ch->ced.event_handler(&ch->ced); |
3fb1b6ad MD |
540 | } |
541 | } | |
542 | ||
7269f933 | 543 | ch->flags &= ~FLAG_SKIPEVENT; |
3fb1b6ad | 544 | |
7269f933 LP |
545 | if (ch->flags & FLAG_REPROGRAM) { |
546 | ch->flags &= ~FLAG_REPROGRAM; | |
547 | sh_cmt_clock_event_program_verify(ch, 1); | |
3fb1b6ad | 548 | |
7269f933 | 549 | if (ch->flags & FLAG_CLOCKEVENT) |
051b782e | 550 | if ((clockevent_state_shutdown(&ch->ced)) |
7269f933 LP |
551 | || (ch->match_value == ch->next_match_value)) |
552 | ch->flags &= ~FLAG_REPROGRAM; | |
3fb1b6ad MD |
553 | } |
554 | ||
7269f933 | 555 | ch->flags &= ~FLAG_IRQCONTEXT; |
3fb1b6ad MD |
556 | |
557 | return IRQ_HANDLED; | |
558 | } | |
559 | ||
7269f933 | 560 | static int sh_cmt_start(struct sh_cmt_channel *ch, unsigned long flag) |
3fb1b6ad MD |
561 | { |
562 | int ret = 0; | |
563 | unsigned long flags; | |
564 | ||
7269f933 | 565 | raw_spin_lock_irqsave(&ch->lock, flags); |
3fb1b6ad | 566 | |
7269f933 | 567 | if (!(ch->flags & (FLAG_CLOCKEVENT | FLAG_CLOCKSOURCE))) |
890f423b | 568 | ret = sh_cmt_enable(ch); |
3fb1b6ad MD |
569 | |
570 | if (ret) | |
571 | goto out; | |
7269f933 | 572 | ch->flags |= flag; |
3fb1b6ad MD |
573 | |
574 | /* setup timeout if no clockevent */ | |
7269f933 LP |
575 | if ((flag == FLAG_CLOCKSOURCE) && (!(ch->flags & FLAG_CLOCKEVENT))) |
576 | __sh_cmt_set_next(ch, ch->max_match_value); | |
3fb1b6ad | 577 | out: |
7269f933 | 578 | raw_spin_unlock_irqrestore(&ch->lock, flags); |
3fb1b6ad MD |
579 | |
580 | return ret; | |
581 | } | |
582 | ||
7269f933 | 583 | static void sh_cmt_stop(struct sh_cmt_channel *ch, unsigned long flag) |
3fb1b6ad MD |
584 | { |
585 | unsigned long flags; | |
586 | unsigned long f; | |
587 | ||
7269f933 | 588 | raw_spin_lock_irqsave(&ch->lock, flags); |
3fb1b6ad | 589 | |
7269f933 LP |
590 | f = ch->flags & (FLAG_CLOCKEVENT | FLAG_CLOCKSOURCE); |
591 | ch->flags &= ~flag; | |
3fb1b6ad | 592 | |
7269f933 LP |
593 | if (f && !(ch->flags & (FLAG_CLOCKEVENT | FLAG_CLOCKSOURCE))) |
594 | sh_cmt_disable(ch); | |
3fb1b6ad MD |
595 | |
596 | /* adjust the timeout to maximum if only clocksource left */ | |
7269f933 LP |
597 | if ((flag == FLAG_CLOCKEVENT) && (ch->flags & FLAG_CLOCKSOURCE)) |
598 | __sh_cmt_set_next(ch, ch->max_match_value); | |
3fb1b6ad | 599 | |
7269f933 | 600 | raw_spin_unlock_irqrestore(&ch->lock, flags); |
3fb1b6ad MD |
601 | } |
602 | ||
7269f933 | 603 | static struct sh_cmt_channel *cs_to_sh_cmt(struct clocksource *cs) |
19bdc9d0 | 604 | { |
7269f933 | 605 | return container_of(cs, struct sh_cmt_channel, cs); |
19bdc9d0 MD |
606 | } |
607 | ||
a5a1d1c2 | 608 | static u64 sh_cmt_clocksource_read(struct clocksource *cs) |
19bdc9d0 | 609 | { |
7269f933 | 610 | struct sh_cmt_channel *ch = cs_to_sh_cmt(cs); |
22627c6f | 611 | unsigned long flags; |
22627c6f | 612 | u32 has_wrapped; |
37e7742c | 613 | u64 value; |
22627c6f | 614 | u32 raw; |
19bdc9d0 | 615 | |
7269f933 LP |
616 | raw_spin_lock_irqsave(&ch->lock, flags); |
617 | value = ch->total_cycles; | |
618 | raw = sh_cmt_get_counter(ch, &has_wrapped); | |
19bdc9d0 MD |
619 | |
620 | if (unlikely(has_wrapped)) | |
7269f933 LP |
621 | raw += ch->match_value + 1; |
622 | raw_spin_unlock_irqrestore(&ch->lock, flags); | |
19bdc9d0 MD |
623 | |
624 | return value + raw; | |
625 | } | |
626 | ||
627 | static int sh_cmt_clocksource_enable(struct clocksource *cs) | |
628 | { | |
3593f5fe | 629 | int ret; |
7269f933 | 630 | struct sh_cmt_channel *ch = cs_to_sh_cmt(cs); |
19bdc9d0 | 631 | |
7269f933 | 632 | WARN_ON(ch->cs_enabled); |
bad81383 | 633 | |
7269f933 | 634 | ch->total_cycles = 0; |
19bdc9d0 | 635 | |
7269f933 | 636 | ret = sh_cmt_start(ch, FLAG_CLOCKSOURCE); |
890f423b | 637 | if (!ret) |
7269f933 | 638 | ch->cs_enabled = true; |
890f423b | 639 | |
3593f5fe | 640 | return ret; |
19bdc9d0 MD |
641 | } |
642 | ||
643 | static void sh_cmt_clocksource_disable(struct clocksource *cs) | |
644 | { | |
7269f933 | 645 | struct sh_cmt_channel *ch = cs_to_sh_cmt(cs); |
bad81383 | 646 | |
7269f933 | 647 | WARN_ON(!ch->cs_enabled); |
bad81383 | 648 | |
7269f933 LP |
649 | sh_cmt_stop(ch, FLAG_CLOCKSOURCE); |
650 | ch->cs_enabled = false; | |
19bdc9d0 MD |
651 | } |
652 | ||
9bb5ec88 RW |
653 | static void sh_cmt_clocksource_suspend(struct clocksource *cs) |
654 | { | |
7269f933 | 655 | struct sh_cmt_channel *ch = cs_to_sh_cmt(cs); |
9bb5ec88 | 656 | |
54d46b7f GU |
657 | if (!ch->cs_enabled) |
658 | return; | |
659 | ||
7269f933 LP |
660 | sh_cmt_stop(ch, FLAG_CLOCKSOURCE); |
661 | pm_genpd_syscore_poweroff(&ch->cmt->pdev->dev); | |
9bb5ec88 RW |
662 | } |
663 | ||
c8162884 MD |
664 | static void sh_cmt_clocksource_resume(struct clocksource *cs) |
665 | { | |
7269f933 | 666 | struct sh_cmt_channel *ch = cs_to_sh_cmt(cs); |
9bb5ec88 | 667 | |
54d46b7f GU |
668 | if (!ch->cs_enabled) |
669 | return; | |
670 | ||
7269f933 LP |
671 | pm_genpd_syscore_poweron(&ch->cmt->pdev->dev); |
672 | sh_cmt_start(ch, FLAG_CLOCKSOURCE); | |
c8162884 MD |
673 | } |
674 | ||
7269f933 | 675 | static int sh_cmt_register_clocksource(struct sh_cmt_channel *ch, |
fb28a659 | 676 | const char *name) |
19bdc9d0 | 677 | { |
7269f933 | 678 | struct clocksource *cs = &ch->cs; |
19bdc9d0 MD |
679 | |
680 | cs->name = name; | |
fb28a659 | 681 | cs->rating = 125; |
19bdc9d0 MD |
682 | cs->read = sh_cmt_clocksource_read; |
683 | cs->enable = sh_cmt_clocksource_enable; | |
684 | cs->disable = sh_cmt_clocksource_disable; | |
9bb5ec88 | 685 | cs->suspend = sh_cmt_clocksource_suspend; |
c8162884 | 686 | cs->resume = sh_cmt_clocksource_resume; |
37e7742c | 687 | cs->mask = CLOCKSOURCE_MASK(sizeof(u64) * 8); |
19bdc9d0 | 688 | cs->flags = CLOCK_SOURCE_IS_CONTINUOUS; |
f4d7c356 | 689 | |
740a9518 LP |
690 | dev_info(&ch->cmt->pdev->dev, "ch%u: used as clock source\n", |
691 | ch->index); | |
f4d7c356 | 692 | |
890f423b | 693 | clocksource_register_hz(cs, ch->cmt->rate); |
19bdc9d0 MD |
694 | return 0; |
695 | } | |
696 | ||
7269f933 | 697 | static struct sh_cmt_channel *ced_to_sh_cmt(struct clock_event_device *ced) |
3fb1b6ad | 698 | { |
7269f933 | 699 | return container_of(ced, struct sh_cmt_channel, ced); |
3fb1b6ad MD |
700 | } |
701 | ||
7269f933 | 702 | static void sh_cmt_clock_event_start(struct sh_cmt_channel *ch, int periodic) |
3fb1b6ad | 703 | { |
7269f933 | 704 | sh_cmt_start(ch, FLAG_CLOCKEVENT); |
3fb1b6ad | 705 | |
3fb1b6ad | 706 | if (periodic) |
890f423b | 707 | sh_cmt_set_next(ch, ((ch->cmt->rate + HZ/2) / HZ) - 1); |
3fb1b6ad | 708 | else |
7269f933 | 709 | sh_cmt_set_next(ch, ch->max_match_value); |
3fb1b6ad MD |
710 | } |
711 | ||
051b782e VK |
712 | static int sh_cmt_clock_event_shutdown(struct clock_event_device *ced) |
713 | { | |
714 | struct sh_cmt_channel *ch = ced_to_sh_cmt(ced); | |
715 | ||
716 | sh_cmt_stop(ch, FLAG_CLOCKEVENT); | |
717 | return 0; | |
718 | } | |
719 | ||
720 | static int sh_cmt_clock_event_set_state(struct clock_event_device *ced, | |
721 | int periodic) | |
3fb1b6ad | 722 | { |
7269f933 | 723 | struct sh_cmt_channel *ch = ced_to_sh_cmt(ced); |
3fb1b6ad MD |
724 | |
725 | /* deal with old setting first */ | |
051b782e | 726 | if (clockevent_state_oneshot(ced) || clockevent_state_periodic(ced)) |
7269f933 | 727 | sh_cmt_stop(ch, FLAG_CLOCKEVENT); |
3fb1b6ad | 728 | |
051b782e VK |
729 | dev_info(&ch->cmt->pdev->dev, "ch%u: used for %s clock events\n", |
730 | ch->index, periodic ? "periodic" : "oneshot"); | |
731 | sh_cmt_clock_event_start(ch, periodic); | |
732 | return 0; | |
733 | } | |
734 | ||
735 | static int sh_cmt_clock_event_set_oneshot(struct clock_event_device *ced) | |
736 | { | |
737 | return sh_cmt_clock_event_set_state(ced, 0); | |
738 | } | |
739 | ||
740 | static int sh_cmt_clock_event_set_periodic(struct clock_event_device *ced) | |
741 | { | |
742 | return sh_cmt_clock_event_set_state(ced, 1); | |
3fb1b6ad MD |
743 | } |
744 | ||
745 | static int sh_cmt_clock_event_next(unsigned long delta, | |
746 | struct clock_event_device *ced) | |
747 | { | |
7269f933 | 748 | struct sh_cmt_channel *ch = ced_to_sh_cmt(ced); |
3fb1b6ad | 749 | |
051b782e | 750 | BUG_ON(!clockevent_state_oneshot(ced)); |
7269f933 LP |
751 | if (likely(ch->flags & FLAG_IRQCONTEXT)) |
752 | ch->next_match_value = delta - 1; | |
3fb1b6ad | 753 | else |
7269f933 | 754 | sh_cmt_set_next(ch, delta - 1); |
3fb1b6ad MD |
755 | |
756 | return 0; | |
757 | } | |
758 | ||
9bb5ec88 RW |
759 | static void sh_cmt_clock_event_suspend(struct clock_event_device *ced) |
760 | { | |
7269f933 | 761 | struct sh_cmt_channel *ch = ced_to_sh_cmt(ced); |
57dee992 | 762 | |
7269f933 LP |
763 | pm_genpd_syscore_poweroff(&ch->cmt->pdev->dev); |
764 | clk_unprepare(ch->cmt->clk); | |
9bb5ec88 RW |
765 | } |
766 | ||
767 | static void sh_cmt_clock_event_resume(struct clock_event_device *ced) | |
768 | { | |
7269f933 | 769 | struct sh_cmt_channel *ch = ced_to_sh_cmt(ced); |
57dee992 | 770 | |
7269f933 LP |
771 | clk_prepare(ch->cmt->clk); |
772 | pm_genpd_syscore_poweron(&ch->cmt->pdev->dev); | |
9bb5ec88 RW |
773 | } |
774 | ||
bfa76bb1 LP |
775 | static int sh_cmt_register_clockevent(struct sh_cmt_channel *ch, |
776 | const char *name) | |
3fb1b6ad | 777 | { |
7269f933 | 778 | struct clock_event_device *ced = &ch->ced; |
bfa76bb1 LP |
779 | int irq; |
780 | int ret; | |
781 | ||
31e912f5 | 782 | irq = platform_get_irq(ch->cmt->pdev, ch->index); |
9f475d08 | 783 | if (irq < 0) |
bfa76bb1 | 784 | return irq; |
bfa76bb1 LP |
785 | |
786 | ret = request_irq(irq, sh_cmt_interrupt, | |
787 | IRQF_TIMER | IRQF_IRQPOLL | IRQF_NOBALANCING, | |
788 | dev_name(&ch->cmt->pdev->dev), ch); | |
789 | if (ret) { | |
790 | dev_err(&ch->cmt->pdev->dev, "ch%u: failed to request irq %d\n", | |
791 | ch->index, irq); | |
792 | return ret; | |
793 | } | |
3fb1b6ad | 794 | |
3fb1b6ad MD |
795 | ced->name = name; |
796 | ced->features = CLOCK_EVT_FEAT_PERIODIC; | |
797 | ced->features |= CLOCK_EVT_FEAT_ONESHOT; | |
b7fcbb0f | 798 | ced->rating = 125; |
f1ebe1e4 | 799 | ced->cpumask = cpu_possible_mask; |
3fb1b6ad | 800 | ced->set_next_event = sh_cmt_clock_event_next; |
051b782e VK |
801 | ced->set_state_shutdown = sh_cmt_clock_event_shutdown; |
802 | ced->set_state_periodic = sh_cmt_clock_event_set_periodic; | |
803 | ced->set_state_oneshot = sh_cmt_clock_event_set_oneshot; | |
9bb5ec88 RW |
804 | ced->suspend = sh_cmt_clock_event_suspend; |
805 | ced->resume = sh_cmt_clock_event_resume; | |
3fb1b6ad | 806 | |
890f423b NS |
807 | /* TODO: calculate good shift from rate and counter bit width */ |
808 | ced->shift = 32; | |
809 | ced->mult = div_sc(ch->cmt->rate, NSEC_PER_SEC, ced->shift); | |
810 | ced->max_delta_ns = clockevent_delta2ns(ch->max_match_value, ced); | |
bb2e94ac | 811 | ced->max_delta_ticks = ch->max_match_value; |
890f423b | 812 | ced->min_delta_ns = clockevent_delta2ns(0x1f, ced); |
bb2e94ac | 813 | ced->min_delta_ticks = 0x1f; |
890f423b | 814 | |
740a9518 LP |
815 | dev_info(&ch->cmt->pdev->dev, "ch%u: used for clock events\n", |
816 | ch->index); | |
3fb1b6ad | 817 | clockevents_register_device(ced); |
bfa76bb1 LP |
818 | |
819 | return 0; | |
3fb1b6ad MD |
820 | } |
821 | ||
1d053e1d | 822 | static int sh_cmt_register(struct sh_cmt_channel *ch, const char *name, |
fb28a659 | 823 | bool clockevent, bool clocksource) |
3fb1b6ad | 824 | { |
bfa76bb1 LP |
825 | int ret; |
826 | ||
81b3b271 LP |
827 | if (clockevent) { |
828 | ch->cmt->has_clockevent = true; | |
bfa76bb1 LP |
829 | ret = sh_cmt_register_clockevent(ch, name); |
830 | if (ret < 0) | |
831 | return ret; | |
81b3b271 | 832 | } |
3fb1b6ad | 833 | |
81b3b271 LP |
834 | if (clocksource) { |
835 | ch->cmt->has_clocksource = true; | |
fb28a659 | 836 | sh_cmt_register_clocksource(ch, name); |
81b3b271 | 837 | } |
19bdc9d0 | 838 | |
3fb1b6ad MD |
839 | return 0; |
840 | } | |
841 | ||
740a9518 | 842 | static int sh_cmt_setup_channel(struct sh_cmt_channel *ch, unsigned int index, |
81b3b271 LP |
843 | unsigned int hwidx, bool clockevent, |
844 | bool clocksource, struct sh_cmt_device *cmt) | |
b882e7b1 | 845 | { |
b882e7b1 LP |
846 | int ret; |
847 | ||
81b3b271 LP |
848 | /* Skip unused channels. */ |
849 | if (!clockevent && !clocksource) | |
850 | return 0; | |
851 | ||
b882e7b1 | 852 | ch->cmt = cmt; |
740a9518 | 853 | ch->index = index; |
81b3b271 | 854 | ch->hwidx = hwidx; |
83c79a6d | 855 | ch->timer_bit = hwidx; |
81b3b271 LP |
856 | |
857 | /* | |
858 | * Compute the address of the channel control register block. For the | |
859 | * timers with a per-channel start/stop register, compute its address | |
860 | * as well. | |
81b3b271 | 861 | */ |
31e912f5 LP |
862 | switch (cmt->info->model) { |
863 | case SH_CMT_16BIT: | |
864 | ch->ioctrl = cmt->mapbase + 2 + ch->hwidx * 6; | |
865 | break; | |
866 | case SH_CMT_32BIT: | |
867 | case SH_CMT_48BIT: | |
868 | ch->ioctrl = cmt->mapbase + 0x10 + ch->hwidx * 0x10; | |
869 | break; | |
83c79a6d MD |
870 | case SH_CMT0_RCAR_GEN2: |
871 | case SH_CMT1_RCAR_GEN2: | |
31e912f5 LP |
872 | ch->iostart = cmt->mapbase + ch->hwidx * 0x100; |
873 | ch->ioctrl = ch->iostart + 0x10; | |
83c79a6d | 874 | ch->timer_bit = 0; |
31e912f5 | 875 | break; |
81b3b271 LP |
876 | } |
877 | ||
2cda3ac4 | 878 | if (cmt->info->width == (sizeof(ch->max_match_value) * 8)) |
b882e7b1 LP |
879 | ch->max_match_value = ~0; |
880 | else | |
2cda3ac4 | 881 | ch->max_match_value = (1 << cmt->info->width) - 1; |
b882e7b1 LP |
882 | |
883 | ch->match_value = ch->max_match_value; | |
884 | raw_spin_lock_init(&ch->lock); | |
885 | ||
1d053e1d | 886 | ret = sh_cmt_register(ch, dev_name(&cmt->pdev->dev), |
81b3b271 | 887 | clockevent, clocksource); |
b882e7b1 | 888 | if (ret) { |
740a9518 LP |
889 | dev_err(&cmt->pdev->dev, "ch%u: registration failed\n", |
890 | ch->index); | |
b882e7b1 LP |
891 | return ret; |
892 | } | |
893 | ch->cs_enabled = false; | |
894 | ||
b882e7b1 LP |
895 | return 0; |
896 | } | |
897 | ||
81b3b271 | 898 | static int sh_cmt_map_memory(struct sh_cmt_device *cmt) |
3fb1b6ad | 899 | { |
81b3b271 | 900 | struct resource *mem; |
3fb1b6ad | 901 | |
81b3b271 LP |
902 | mem = platform_get_resource(cmt->pdev, IORESOURCE_MEM, 0); |
903 | if (!mem) { | |
904 | dev_err(&cmt->pdev->dev, "failed to get I/O memory\n"); | |
905 | return -ENXIO; | |
906 | } | |
3fb1b6ad | 907 | |
4bdc0d67 | 908 | cmt->mapbase = ioremap(mem->start, resource_size(mem)); |
81b3b271 LP |
909 | if (cmt->mapbase == NULL) { |
910 | dev_err(&cmt->pdev->dev, "failed to remap I/O memory\n"); | |
911 | return -ENXIO; | |
3fb1b6ad MD |
912 | } |
913 | ||
81b3b271 LP |
914 | return 0; |
915 | } | |
916 | ||
1768aa2f LP |
917 | static const struct platform_device_id sh_cmt_id_table[] = { |
918 | { "sh-cmt-16", (kernel_ulong_t)&sh_cmt_info[SH_CMT_16BIT] }, | |
919 | { "sh-cmt-32", (kernel_ulong_t)&sh_cmt_info[SH_CMT_32BIT] }, | |
1768aa2f LP |
920 | { } |
921 | }; | |
922 | MODULE_DEVICE_TABLE(platform, sh_cmt_id_table); | |
923 | ||
924 | static const struct of_device_id sh_cmt_of_table[] __maybe_unused = { | |
19d60845 MD |
925 | { |
926 | /* deprecated, preserved for backward compatibility */ | |
927 | .compatible = "renesas,cmt-48", | |
928 | .data = &sh_cmt_info[SH_CMT_48BIT] | |
929 | }, | |
8d50e947 GU |
930 | { |
931 | /* deprecated, preserved for backward compatibility */ | |
932 | .compatible = "renesas,cmt-48-gen2", | |
933 | .data = &sh_cmt_info[SH_CMT0_RCAR_GEN2] | |
8c1afba2 MD |
934 | }, |
935 | { | |
936 | .compatible = "renesas,r8a7740-cmt1", | |
937 | .data = &sh_cmt_info[SH_CMT_48BIT] | |
938 | }, | |
939 | { | |
940 | .compatible = "renesas,sh73a0-cmt1", | |
941 | .data = &sh_cmt_info[SH_CMT_48BIT] | |
8d50e947 | 942 | }, |
eceb4c49 SS |
943 | { |
944 | .compatible = "renesas,rcar-gen2-cmt0", | |
945 | .data = &sh_cmt_info[SH_CMT0_RCAR_GEN2] | |
946 | }, | |
947 | { | |
948 | .compatible = "renesas,rcar-gen2-cmt1", | |
949 | .data = &sh_cmt_info[SH_CMT1_RCAR_GEN2] | |
950 | }, | |
ac142a7f SS |
951 | { |
952 | .compatible = "renesas,rcar-gen3-cmt0", | |
953 | .data = &sh_cmt_info[SH_CMT0_RCAR_GEN2] | |
954 | }, | |
955 | { | |
956 | .compatible = "renesas,rcar-gen3-cmt1", | |
957 | .data = &sh_cmt_info[SH_CMT1_RCAR_GEN2] | |
958 | }, | |
1768aa2f LP |
959 | { } |
960 | }; | |
961 | MODULE_DEVICE_TABLE(of, sh_cmt_of_table); | |
962 | ||
81b3b271 LP |
963 | static int sh_cmt_setup(struct sh_cmt_device *cmt, struct platform_device *pdev) |
964 | { | |
31e912f5 LP |
965 | unsigned int mask; |
966 | unsigned int i; | |
81b3b271 LP |
967 | int ret; |
968 | ||
81b3b271 | 969 | cmt->pdev = pdev; |
de599c88 | 970 | raw_spin_lock_init(&cmt->lock); |
81b3b271 | 971 | |
1768aa2f | 972 | if (IS_ENABLED(CONFIG_OF) && pdev->dev.of_node) { |
2d1d5172 | 973 | cmt->info = of_device_get_match_data(&pdev->dev); |
d1d28597 | 974 | cmt->hw_channels = cmt->info->channels_mask; |
1768aa2f LP |
975 | } else if (pdev->dev.platform_data) { |
976 | struct sh_timer_config *cfg = pdev->dev.platform_data; | |
977 | const struct platform_device_id *id = pdev->id_entry; | |
978 | ||
979 | cmt->info = (const struct sh_cmt_info *)id->driver_data; | |
980 | cmt->hw_channels = cfg->channels_mask; | |
981 | } else { | |
81b3b271 LP |
982 | dev_err(&cmt->pdev->dev, "missing platform data\n"); |
983 | return -ENXIO; | |
984 | } | |
985 | ||
81b3b271 | 986 | /* Get hold of clock. */ |
31e912f5 | 987 | cmt->clk = clk_get(&cmt->pdev->dev, "fck"); |
2653caf4 LP |
988 | if (IS_ERR(cmt->clk)) { |
989 | dev_err(&cmt->pdev->dev, "cannot get clock\n"); | |
81b3b271 | 990 | return PTR_ERR(cmt->clk); |
3fb1b6ad MD |
991 | } |
992 | ||
2653caf4 | 993 | ret = clk_prepare(cmt->clk); |
57dee992 | 994 | if (ret < 0) |
81b3b271 | 995 | goto err_clk_put; |
57dee992 | 996 | |
890f423b NS |
997 | /* Determine clock rate. */ |
998 | ret = clk_enable(cmt->clk); | |
999 | if (ret < 0) | |
1000 | goto err_clk_unprepare; | |
1001 | ||
1002 | if (cmt->info->width == 16) | |
1003 | cmt->rate = clk_get_rate(cmt->clk) / 512; | |
1004 | else | |
1005 | cmt->rate = clk_get_rate(cmt->clk) / 8; | |
1006 | ||
1007 | clk_disable(cmt->clk); | |
1008 | ||
31e912f5 LP |
1009 | /* Map the memory resource(s). */ |
1010 | ret = sh_cmt_map_memory(cmt); | |
81b3b271 LP |
1011 | if (ret < 0) |
1012 | goto err_clk_unprepare; | |
1013 | ||
1014 | /* Allocate and setup the channels. */ | |
1768aa2f | 1015 | cmt->num_channels = hweight8(cmt->hw_channels); |
6396bb22 | 1016 | cmt->channels = kcalloc(cmt->num_channels, sizeof(*cmt->channels), |
81b3b271 | 1017 | GFP_KERNEL); |
f5ec9b19 LP |
1018 | if (cmt->channels == NULL) { |
1019 | ret = -ENOMEM; | |
81b3b271 | 1020 | goto err_unmap; |
f5ec9b19 LP |
1021 | } |
1022 | ||
31e912f5 LP |
1023 | /* |
1024 | * Use the first channel as a clock event device and the second channel | |
1025 | * as a clock source. If only one channel is available use it for both. | |
1026 | */ | |
1768aa2f | 1027 | for (i = 0, mask = cmt->hw_channels; i < cmt->num_channels; ++i) { |
31e912f5 LP |
1028 | unsigned int hwidx = ffs(mask) - 1; |
1029 | bool clocksource = i == 1 || cmt->num_channels == 1; | |
1030 | bool clockevent = i == 0; | |
1031 | ||
1032 | ret = sh_cmt_setup_channel(&cmt->channels[i], i, hwidx, | |
1033 | clockevent, clocksource, cmt); | |
81b3b271 LP |
1034 | if (ret < 0) |
1035 | goto err_unmap; | |
f5ec9b19 | 1036 | |
31e912f5 | 1037 | mask &= ~(1 << hwidx); |
81b3b271 | 1038 | } |
da64c2a8 | 1039 | |
2653caf4 | 1040 | platform_set_drvdata(pdev, cmt); |
adccc69e | 1041 | |
da64c2a8 | 1042 | return 0; |
81b3b271 LP |
1043 | |
1044 | err_unmap: | |
f5ec9b19 | 1045 | kfree(cmt->channels); |
31e912f5 | 1046 | iounmap(cmt->mapbase); |
81b3b271 | 1047 | err_clk_unprepare: |
2653caf4 | 1048 | clk_unprepare(cmt->clk); |
81b3b271 | 1049 | err_clk_put: |
2653caf4 | 1050 | clk_put(cmt->clk); |
3fb1b6ad MD |
1051 | return ret; |
1052 | } | |
1053 | ||
1850514b | 1054 | static int sh_cmt_probe(struct platform_device *pdev) |
3fb1b6ad | 1055 | { |
2653caf4 | 1056 | struct sh_cmt_device *cmt = platform_get_drvdata(pdev); |
3fb1b6ad MD |
1057 | int ret; |
1058 | ||
201e9109 | 1059 | if (!is_sh_early_platform_device(pdev)) { |
bad81383 RW |
1060 | pm_runtime_set_active(&pdev->dev); |
1061 | pm_runtime_enable(&pdev->dev); | |
9bb5ec88 | 1062 | } |
615a445f | 1063 | |
2653caf4 | 1064 | if (cmt) { |
214a607a | 1065 | dev_info(&pdev->dev, "kept as earlytimer\n"); |
bad81383 | 1066 | goto out; |
e475eedb MD |
1067 | } |
1068 | ||
b262bc74 | 1069 | cmt = kzalloc(sizeof(*cmt), GFP_KERNEL); |
0178f41d | 1070 | if (cmt == NULL) |
3fb1b6ad | 1071 | return -ENOMEM; |
3fb1b6ad | 1072 | |
2653caf4 | 1073 | ret = sh_cmt_setup(cmt, pdev); |
3fb1b6ad | 1074 | if (ret) { |
2653caf4 | 1075 | kfree(cmt); |
bad81383 RW |
1076 | pm_runtime_idle(&pdev->dev); |
1077 | return ret; | |
3fb1b6ad | 1078 | } |
201e9109 | 1079 | if (is_sh_early_platform_device(pdev)) |
bad81383 RW |
1080 | return 0; |
1081 | ||
1082 | out: | |
81b3b271 | 1083 | if (cmt->has_clockevent || cmt->has_clocksource) |
bad81383 RW |
1084 | pm_runtime_irq_safe(&pdev->dev); |
1085 | else | |
1086 | pm_runtime_idle(&pdev->dev); | |
1087 | ||
1088 | return 0; | |
3fb1b6ad MD |
1089 | } |
1090 | ||
1850514b | 1091 | static int sh_cmt_remove(struct platform_device *pdev) |
3fb1b6ad MD |
1092 | { |
1093 | return -EBUSY; /* cannot unregister clockevent and clocksource */ | |
1094 | } | |
1095 | ||
1096 | static struct platform_driver sh_cmt_device_driver = { | |
1097 | .probe = sh_cmt_probe, | |
1850514b | 1098 | .remove = sh_cmt_remove, |
3fb1b6ad MD |
1099 | .driver = { |
1100 | .name = "sh_cmt", | |
1768aa2f | 1101 | .of_match_table = of_match_ptr(sh_cmt_of_table), |
81b3b271 LP |
1102 | }, |
1103 | .id_table = sh_cmt_id_table, | |
3fb1b6ad MD |
1104 | }; |
1105 | ||
1106 | static int __init sh_cmt_init(void) | |
1107 | { | |
1108 | return platform_driver_register(&sh_cmt_device_driver); | |
1109 | } | |
1110 | ||
1111 | static void __exit sh_cmt_exit(void) | |
1112 | { | |
1113 | platform_driver_unregister(&sh_cmt_device_driver); | |
1114 | } | |
1115 | ||
507fd01d | 1116 | #ifdef CONFIG_SUPERH |
201e9109 | 1117 | sh_early_platform_init("earlytimer", &sh_cmt_device_driver); |
507fd01d BG |
1118 | #endif |
1119 | ||
e903a031 | 1120 | subsys_initcall(sh_cmt_init); |
3fb1b6ad MD |
1121 | module_exit(sh_cmt_exit); |
1122 | ||
1123 | MODULE_AUTHOR("Magnus Damm"); | |
1124 | MODULE_DESCRIPTION("SuperH CMT Timer Driver"); | |
1125 | MODULE_LICENSE("GPL v2"); |