Commit | Line | Data |
---|---|---|
30d8bead CY |
1 | /* linux/arch/arm/mach-exynos4/mct.c |
2 | * | |
3 | * Copyright (c) 2011 Samsung Electronics Co., Ltd. | |
4 | * http://www.samsung.com | |
5 | * | |
6 | * EXYNOS4 MCT(Multi-Core Timer) support | |
7 | * | |
8 | * This program is free software; you can redistribute it and/or modify | |
9 | * it under the terms of the GNU General Public License version 2 as | |
10 | * published by the Free Software Foundation. | |
11 | */ | |
12 | ||
13 | #include <linux/sched.h> | |
14 | #include <linux/interrupt.h> | |
15 | #include <linux/irq.h> | |
16 | #include <linux/err.h> | |
17 | #include <linux/clk.h> | |
18 | #include <linux/clockchips.h> | |
ee98d27d | 19 | #include <linux/cpu.h> |
30d8bead CY |
20 | #include <linux/platform_device.h> |
21 | #include <linux/delay.h> | |
22 | #include <linux/percpu.h> | |
2edb36c4 | 23 | #include <linux/of.h> |
36ba5d52 TA |
24 | #include <linux/of_irq.h> |
25 | #include <linux/of_address.h> | |
9fbf0c85 | 26 | #include <linux/clocksource.h> |
93bfb769 | 27 | #include <linux/sched_clock.h> |
30d8bead | 28 | |
a1ba7a7a TA |
29 | #define EXYNOS4_MCTREG(x) (x) |
30 | #define EXYNOS4_MCT_G_CNT_L EXYNOS4_MCTREG(0x100) | |
31 | #define EXYNOS4_MCT_G_CNT_U EXYNOS4_MCTREG(0x104) | |
32 | #define EXYNOS4_MCT_G_CNT_WSTAT EXYNOS4_MCTREG(0x110) | |
33 | #define EXYNOS4_MCT_G_COMP0_L EXYNOS4_MCTREG(0x200) | |
34 | #define EXYNOS4_MCT_G_COMP0_U EXYNOS4_MCTREG(0x204) | |
35 | #define EXYNOS4_MCT_G_COMP0_ADD_INCR EXYNOS4_MCTREG(0x208) | |
36 | #define EXYNOS4_MCT_G_TCON EXYNOS4_MCTREG(0x240) | |
37 | #define EXYNOS4_MCT_G_INT_CSTAT EXYNOS4_MCTREG(0x244) | |
38 | #define EXYNOS4_MCT_G_INT_ENB EXYNOS4_MCTREG(0x248) | |
39 | #define EXYNOS4_MCT_G_WSTAT EXYNOS4_MCTREG(0x24C) | |
40 | #define _EXYNOS4_MCT_L_BASE EXYNOS4_MCTREG(0x300) | |
41 | #define EXYNOS4_MCT_L_BASE(x) (_EXYNOS4_MCT_L_BASE + (0x100 * x)) | |
42 | #define EXYNOS4_MCT_L_MASK (0xffffff00) | |
43 | ||
44 | #define MCT_L_TCNTB_OFFSET (0x00) | |
45 | #define MCT_L_ICNTB_OFFSET (0x08) | |
46 | #define MCT_L_TCON_OFFSET (0x20) | |
47 | #define MCT_L_INT_CSTAT_OFFSET (0x30) | |
48 | #define MCT_L_INT_ENB_OFFSET (0x34) | |
49 | #define MCT_L_WSTAT_OFFSET (0x40) | |
50 | #define MCT_G_TCON_START (1 << 8) | |
51 | #define MCT_G_TCON_COMP0_AUTO_INC (1 << 1) | |
52 | #define MCT_G_TCON_COMP0_ENABLE (1 << 0) | |
53 | #define MCT_L_TCON_INTERVAL_MODE (1 << 2) | |
54 | #define MCT_L_TCON_INT_START (1 << 1) | |
55 | #define MCT_L_TCON_TIMER_START (1 << 0) | |
56 | ||
4d2e4d7f CY |
57 | #define TICK_BASE_CNT 1 |
58 | ||
3a062281 CY |
59 | enum { |
60 | MCT_INT_SPI, | |
61 | MCT_INT_PPI | |
62 | }; | |
63 | ||
c371dc60 TA |
64 | enum { |
65 | MCT_G0_IRQ, | |
66 | MCT_G1_IRQ, | |
67 | MCT_G2_IRQ, | |
68 | MCT_G3_IRQ, | |
69 | MCT_L0_IRQ, | |
70 | MCT_L1_IRQ, | |
71 | MCT_L2_IRQ, | |
72 | MCT_L3_IRQ, | |
6c16dedf CK |
73 | MCT_L4_IRQ, |
74 | MCT_L5_IRQ, | |
75 | MCT_L6_IRQ, | |
76 | MCT_L7_IRQ, | |
c371dc60 TA |
77 | MCT_NR_IRQS, |
78 | }; | |
79 | ||
a1ba7a7a | 80 | static void __iomem *reg_base; |
30d8bead | 81 | static unsigned long clk_rate; |
3a062281 | 82 | static unsigned int mct_int_type; |
c371dc60 | 83 | static int mct_irqs[MCT_NR_IRQS]; |
30d8bead CY |
84 | |
85 | struct mct_clock_event_device { | |
ee98d27d | 86 | struct clock_event_device evt; |
a1ba7a7a | 87 | unsigned long base; |
c8987470 | 88 | char name[10]; |
30d8bead CY |
89 | }; |
90 | ||
a1ba7a7a | 91 | static void exynos4_mct_write(unsigned int value, unsigned long offset) |
30d8bead | 92 | { |
a1ba7a7a | 93 | unsigned long stat_addr; |
30d8bead CY |
94 | u32 mask; |
95 | u32 i; | |
96 | ||
fdb06f66 | 97 | writel_relaxed(value, reg_base + offset); |
30d8bead | 98 | |
a1ba7a7a | 99 | if (likely(offset >= EXYNOS4_MCT_L_BASE(0))) { |
8c38d28b TJ |
100 | stat_addr = (offset & EXYNOS4_MCT_L_MASK) + MCT_L_WSTAT_OFFSET; |
101 | switch (offset & ~EXYNOS4_MCT_L_MASK) { | |
a1ba7a7a | 102 | case MCT_L_TCON_OFFSET: |
c8987470 CY |
103 | mask = 1 << 3; /* L_TCON write status */ |
104 | break; | |
a1ba7a7a | 105 | case MCT_L_ICNTB_OFFSET: |
c8987470 CY |
106 | mask = 1 << 1; /* L_ICNTB write status */ |
107 | break; | |
a1ba7a7a | 108 | case MCT_L_TCNTB_OFFSET: |
c8987470 CY |
109 | mask = 1 << 0; /* L_TCNTB write status */ |
110 | break; | |
111 | default: | |
112 | return; | |
113 | } | |
114 | } else { | |
a1ba7a7a TA |
115 | switch (offset) { |
116 | case EXYNOS4_MCT_G_TCON: | |
c8987470 CY |
117 | stat_addr = EXYNOS4_MCT_G_WSTAT; |
118 | mask = 1 << 16; /* G_TCON write status */ | |
119 | break; | |
a1ba7a7a | 120 | case EXYNOS4_MCT_G_COMP0_L: |
c8987470 CY |
121 | stat_addr = EXYNOS4_MCT_G_WSTAT; |
122 | mask = 1 << 0; /* G_COMP0_L write status */ | |
123 | break; | |
a1ba7a7a | 124 | case EXYNOS4_MCT_G_COMP0_U: |
c8987470 CY |
125 | stat_addr = EXYNOS4_MCT_G_WSTAT; |
126 | mask = 1 << 1; /* G_COMP0_U write status */ | |
127 | break; | |
a1ba7a7a | 128 | case EXYNOS4_MCT_G_COMP0_ADD_INCR: |
c8987470 CY |
129 | stat_addr = EXYNOS4_MCT_G_WSTAT; |
130 | mask = 1 << 2; /* G_COMP0_ADD_INCR w status */ | |
131 | break; | |
a1ba7a7a | 132 | case EXYNOS4_MCT_G_CNT_L: |
c8987470 CY |
133 | stat_addr = EXYNOS4_MCT_G_CNT_WSTAT; |
134 | mask = 1 << 0; /* G_CNT_L write status */ | |
135 | break; | |
a1ba7a7a | 136 | case EXYNOS4_MCT_G_CNT_U: |
c8987470 CY |
137 | stat_addr = EXYNOS4_MCT_G_CNT_WSTAT; |
138 | mask = 1 << 1; /* G_CNT_U write status */ | |
139 | break; | |
140 | default: | |
141 | return; | |
142 | } | |
30d8bead CY |
143 | } |
144 | ||
145 | /* Wait maximum 1 ms until written values are applied */ | |
146 | for (i = 0; i < loops_per_jiffy / 1000 * HZ; i++) | |
fdb06f66 DA |
147 | if (readl_relaxed(reg_base + stat_addr) & mask) { |
148 | writel_relaxed(mask, reg_base + stat_addr); | |
30d8bead CY |
149 | return; |
150 | } | |
151 | ||
a1ba7a7a | 152 | panic("MCT hangs after writing %d (offset:0x%lx)\n", value, offset); |
30d8bead CY |
153 | } |
154 | ||
155 | /* Clocksource handling */ | |
1d80415d | 156 | static void exynos4_mct_frc_start(void) |
30d8bead CY |
157 | { |
158 | u32 reg; | |
159 | ||
fdb06f66 | 160 | reg = readl_relaxed(reg_base + EXYNOS4_MCT_G_TCON); |
30d8bead CY |
161 | reg |= MCT_G_TCON_START; |
162 | exynos4_mct_write(reg, EXYNOS4_MCT_G_TCON); | |
163 | } | |
164 | ||
3252a646 DA |
165 | /** |
166 | * exynos4_read_count_64 - Read all 64-bits of the global counter | |
167 | * | |
168 | * This will read all 64-bits of the global counter taking care to make sure | |
169 | * that the upper and lower half match. Note that reading the MCT can be quite | |
170 | * slow (hundreds of nanoseconds) so you should use the 32-bit (lower half | |
171 | * only) version when possible. | |
172 | * | |
173 | * Returns the number of cycles in the global counter. | |
174 | */ | |
175 | static u64 exynos4_read_count_64(void) | |
30d8bead CY |
176 | { |
177 | unsigned int lo, hi; | |
fdb06f66 | 178 | u32 hi2 = readl_relaxed(reg_base + EXYNOS4_MCT_G_CNT_U); |
30d8bead CY |
179 | |
180 | do { | |
181 | hi = hi2; | |
fdb06f66 DA |
182 | lo = readl_relaxed(reg_base + EXYNOS4_MCT_G_CNT_L); |
183 | hi2 = readl_relaxed(reg_base + EXYNOS4_MCT_G_CNT_U); | |
30d8bead CY |
184 | } while (hi != hi2); |
185 | ||
a5a1d1c2 | 186 | return ((u64)hi << 32) | lo; |
30d8bead CY |
187 | } |
188 | ||
3252a646 DA |
189 | /** |
190 | * exynos4_read_count_32 - Read the lower 32-bits of the global counter | |
191 | * | |
192 | * This will read just the lower 32-bits of the global counter. This is marked | |
193 | * as notrace so it can be used by the scheduler clock. | |
194 | * | |
195 | * Returns the number of cycles in the global counter (lower 32 bits). | |
196 | */ | |
197 | static u32 notrace exynos4_read_count_32(void) | |
198 | { | |
199 | return readl_relaxed(reg_base + EXYNOS4_MCT_G_CNT_L); | |
200 | } | |
201 | ||
a5a1d1c2 | 202 | static u64 exynos4_frc_read(struct clocksource *cs) |
89e6a13b | 203 | { |
3252a646 | 204 | return exynos4_read_count_32(); |
89e6a13b DA |
205 | } |
206 | ||
aa421c13 CY |
207 | static void exynos4_frc_resume(struct clocksource *cs) |
208 | { | |
1d80415d | 209 | exynos4_mct_frc_start(); |
aa421c13 CY |
210 | } |
211 | ||
6c10bf63 | 212 | static struct clocksource mct_frc = { |
30d8bead CY |
213 | .name = "mct-frc", |
214 | .rating = 400, | |
215 | .read = exynos4_frc_read, | |
3252a646 | 216 | .mask = CLOCKSOURCE_MASK(32), |
30d8bead | 217 | .flags = CLOCK_SOURCE_IS_CONTINUOUS, |
aa421c13 | 218 | .resume = exynos4_frc_resume, |
30d8bead CY |
219 | }; |
220 | ||
93bfb769 VG |
221 | static u64 notrace exynos4_read_sched_clock(void) |
222 | { | |
3252a646 | 223 | return exynos4_read_count_32(); |
93bfb769 VG |
224 | } |
225 | ||
f1a4c1f3 | 226 | #if defined(CONFIG_ARM) |
8bf13a43 ADK |
227 | static struct delay_timer exynos4_delay_timer; |
228 | ||
229 | static cycles_t exynos4_read_current_timer(void) | |
230 | { | |
3252a646 DA |
231 | BUILD_BUG_ON_MSG(sizeof(cycles_t) != sizeof(u32), |
232 | "cycles_t needs to move to 32-bit for ARM64 usage"); | |
233 | return exynos4_read_count_32(); | |
8bf13a43 | 234 | } |
f1a4c1f3 | 235 | #endif |
8bf13a43 | 236 | |
5e558ebd | 237 | static int __init exynos4_clocksource_init(void) |
30d8bead | 238 | { |
1d80415d | 239 | exynos4_mct_frc_start(); |
30d8bead | 240 | |
f1a4c1f3 | 241 | #if defined(CONFIG_ARM) |
8bf13a43 ADK |
242 | exynos4_delay_timer.read_current_timer = &exynos4_read_current_timer; |
243 | exynos4_delay_timer.freq = clk_rate; | |
244 | register_current_timer_delay(&exynos4_delay_timer); | |
f1a4c1f3 | 245 | #endif |
8bf13a43 | 246 | |
30d8bead CY |
247 | if (clocksource_register_hz(&mct_frc, clk_rate)) |
248 | panic("%s: can't register clocksource\n", mct_frc.name); | |
93bfb769 | 249 | |
3252a646 | 250 | sched_clock_register(exynos4_read_sched_clock, 32, clk_rate); |
5e558ebd DL |
251 | |
252 | return 0; | |
30d8bead CY |
253 | } |
254 | ||
255 | static void exynos4_mct_comp0_stop(void) | |
256 | { | |
257 | unsigned int tcon; | |
258 | ||
fdb06f66 | 259 | tcon = readl_relaxed(reg_base + EXYNOS4_MCT_G_TCON); |
30d8bead CY |
260 | tcon &= ~(MCT_G_TCON_COMP0_ENABLE | MCT_G_TCON_COMP0_AUTO_INC); |
261 | ||
262 | exynos4_mct_write(tcon, EXYNOS4_MCT_G_TCON); | |
263 | exynos4_mct_write(0, EXYNOS4_MCT_G_INT_ENB); | |
264 | } | |
265 | ||
79e436d3 | 266 | static void exynos4_mct_comp0_start(bool periodic, unsigned long cycles) |
30d8bead CY |
267 | { |
268 | unsigned int tcon; | |
a5a1d1c2 | 269 | u64 comp_cycle; |
30d8bead | 270 | |
fdb06f66 | 271 | tcon = readl_relaxed(reg_base + EXYNOS4_MCT_G_TCON); |
30d8bead | 272 | |
79e436d3 | 273 | if (periodic) { |
30d8bead CY |
274 | tcon |= MCT_G_TCON_COMP0_AUTO_INC; |
275 | exynos4_mct_write(cycles, EXYNOS4_MCT_G_COMP0_ADD_INCR); | |
276 | } | |
277 | ||
3252a646 | 278 | comp_cycle = exynos4_read_count_64() + cycles; |
30d8bead CY |
279 | exynos4_mct_write((u32)comp_cycle, EXYNOS4_MCT_G_COMP0_L); |
280 | exynos4_mct_write((u32)(comp_cycle >> 32), EXYNOS4_MCT_G_COMP0_U); | |
281 | ||
282 | exynos4_mct_write(0x1, EXYNOS4_MCT_G_INT_ENB); | |
283 | ||
284 | tcon |= MCT_G_TCON_COMP0_ENABLE; | |
285 | exynos4_mct_write(tcon , EXYNOS4_MCT_G_TCON); | |
286 | } | |
287 | ||
288 | static int exynos4_comp_set_next_event(unsigned long cycles, | |
289 | struct clock_event_device *evt) | |
290 | { | |
79e436d3 | 291 | exynos4_mct_comp0_start(false, cycles); |
30d8bead CY |
292 | |
293 | return 0; | |
294 | } | |
295 | ||
79e436d3 | 296 | static int mct_set_state_shutdown(struct clock_event_device *evt) |
30d8bead CY |
297 | { |
298 | exynos4_mct_comp0_stop(); | |
79e436d3 VK |
299 | return 0; |
300 | } | |
30d8bead | 301 | |
79e436d3 VK |
302 | static int mct_set_state_periodic(struct clock_event_device *evt) |
303 | { | |
304 | unsigned long cycles_per_jiffy; | |
305 | ||
306 | cycles_per_jiffy = (((unsigned long long)NSEC_PER_SEC / HZ * evt->mult) | |
307 | >> evt->shift); | |
308 | exynos4_mct_comp0_stop(); | |
309 | exynos4_mct_comp0_start(true, cycles_per_jiffy); | |
310 | return 0; | |
30d8bead CY |
311 | } |
312 | ||
313 | static struct clock_event_device mct_comp_device = { | |
79e436d3 VK |
314 | .name = "mct-comp", |
315 | .features = CLOCK_EVT_FEAT_PERIODIC | | |
316 | CLOCK_EVT_FEAT_ONESHOT, | |
317 | .rating = 250, | |
318 | .set_next_event = exynos4_comp_set_next_event, | |
319 | .set_state_periodic = mct_set_state_periodic, | |
320 | .set_state_shutdown = mct_set_state_shutdown, | |
321 | .set_state_oneshot = mct_set_state_shutdown, | |
07f101d3 | 322 | .set_state_oneshot_stopped = mct_set_state_shutdown, |
79e436d3 | 323 | .tick_resume = mct_set_state_shutdown, |
30d8bead CY |
324 | }; |
325 | ||
326 | static irqreturn_t exynos4_mct_comp_isr(int irq, void *dev_id) | |
327 | { | |
328 | struct clock_event_device *evt = dev_id; | |
329 | ||
330 | exynos4_mct_write(0x1, EXYNOS4_MCT_G_INT_CSTAT); | |
331 | ||
332 | evt->event_handler(evt); | |
333 | ||
334 | return IRQ_HANDLED; | |
335 | } | |
336 | ||
337 | static struct irqaction mct_comp_event_irq = { | |
338 | .name = "mct_comp_irq", | |
339 | .flags = IRQF_TIMER | IRQF_IRQPOLL, | |
340 | .handler = exynos4_mct_comp_isr, | |
341 | .dev_id = &mct_comp_device, | |
342 | }; | |
343 | ||
5e558ebd | 344 | static int exynos4_clockevent_init(void) |
30d8bead | 345 | { |
30d8bead | 346 | mct_comp_device.cpumask = cpumask_of(0); |
838a2ae8 SG |
347 | clockevents_config_and_register(&mct_comp_device, clk_rate, |
348 | 0xf, 0xffffffff); | |
c371dc60 | 349 | setup_irq(mct_irqs[MCT_G0_IRQ], &mct_comp_event_irq); |
5e558ebd DL |
350 | |
351 | return 0; | |
30d8bead CY |
352 | } |
353 | ||
991a6c7d KK |
354 | static DEFINE_PER_CPU(struct mct_clock_event_device, percpu_mct_tick); |
355 | ||
30d8bead CY |
356 | /* Clock event handling */ |
357 | static void exynos4_mct_tick_stop(struct mct_clock_event_device *mevt) | |
358 | { | |
359 | unsigned long tmp; | |
360 | unsigned long mask = MCT_L_TCON_INT_START | MCT_L_TCON_TIMER_START; | |
a1ba7a7a | 361 | unsigned long offset = mevt->base + MCT_L_TCON_OFFSET; |
30d8bead | 362 | |
fdb06f66 | 363 | tmp = readl_relaxed(reg_base + offset); |
30d8bead CY |
364 | if (tmp & mask) { |
365 | tmp &= ~mask; | |
a1ba7a7a | 366 | exynos4_mct_write(tmp, offset); |
30d8bead CY |
367 | } |
368 | } | |
369 | ||
370 | static void exynos4_mct_tick_start(unsigned long cycles, | |
371 | struct mct_clock_event_device *mevt) | |
372 | { | |
373 | unsigned long tmp; | |
374 | ||
375 | exynos4_mct_tick_stop(mevt); | |
376 | ||
377 | tmp = (1 << 31) | cycles; /* MCT_L_UPDATE_ICNTB */ | |
378 | ||
379 | /* update interrupt count buffer */ | |
380 | exynos4_mct_write(tmp, mevt->base + MCT_L_ICNTB_OFFSET); | |
381 | ||
25985edc | 382 | /* enable MCT tick interrupt */ |
30d8bead CY |
383 | exynos4_mct_write(0x1, mevt->base + MCT_L_INT_ENB_OFFSET); |
384 | ||
fdb06f66 | 385 | tmp = readl_relaxed(reg_base + mevt->base + MCT_L_TCON_OFFSET); |
30d8bead CY |
386 | tmp |= MCT_L_TCON_INT_START | MCT_L_TCON_TIMER_START | |
387 | MCT_L_TCON_INTERVAL_MODE; | |
388 | exynos4_mct_write(tmp, mevt->base + MCT_L_TCON_OFFSET); | |
389 | } | |
390 | ||
391 | static int exynos4_tick_set_next_event(unsigned long cycles, | |
392 | struct clock_event_device *evt) | |
393 | { | |
31f79874 | 394 | struct mct_clock_event_device *mevt; |
30d8bead | 395 | |
31f79874 | 396 | mevt = container_of(evt, struct mct_clock_event_device, evt); |
30d8bead | 397 | exynos4_mct_tick_start(cycles, mevt); |
30d8bead CY |
398 | return 0; |
399 | } | |
400 | ||
79e436d3 VK |
401 | static int set_state_shutdown(struct clock_event_device *evt) |
402 | { | |
31f79874 AK |
403 | struct mct_clock_event_device *mevt; |
404 | ||
405 | mevt = container_of(evt, struct mct_clock_event_device, evt); | |
406 | exynos4_mct_tick_stop(mevt); | |
79e436d3 VK |
407 | return 0; |
408 | } | |
409 | ||
410 | static int set_state_periodic(struct clock_event_device *evt) | |
30d8bead | 411 | { |
31f79874 | 412 | struct mct_clock_event_device *mevt; |
4d2e4d7f | 413 | unsigned long cycles_per_jiffy; |
30d8bead | 414 | |
31f79874 | 415 | mevt = container_of(evt, struct mct_clock_event_device, evt); |
79e436d3 VK |
416 | cycles_per_jiffy = (((unsigned long long)NSEC_PER_SEC / HZ * evt->mult) |
417 | >> evt->shift); | |
30d8bead | 418 | exynos4_mct_tick_stop(mevt); |
79e436d3 VK |
419 | exynos4_mct_tick_start(cycles_per_jiffy, mevt); |
420 | return 0; | |
30d8bead CY |
421 | } |
422 | ||
37285674 | 423 | static void exynos4_mct_tick_clear(struct mct_clock_event_device *mevt) |
30d8bead | 424 | { |
30d8bead CY |
425 | /* |
426 | * This is for supporting oneshot mode. | |
427 | * Mct would generate interrupt periodically | |
428 | * without explicit stopping. | |
429 | */ | |
79e436d3 | 430 | if (!clockevent_state_periodic(&mevt->evt)) |
30d8bead CY |
431 | exynos4_mct_tick_stop(mevt); |
432 | ||
433 | /* Clear the MCT tick interrupt */ | |
37285674 | 434 | if (readl_relaxed(reg_base + mevt->base + MCT_L_INT_CSTAT_OFFSET) & 1) |
3a062281 | 435 | exynos4_mct_write(0x1, mevt->base + MCT_L_INT_CSTAT_OFFSET); |
3a062281 CY |
436 | } |
437 | ||
438 | static irqreturn_t exynos4_mct_tick_isr(int irq, void *dev_id) | |
439 | { | |
440 | struct mct_clock_event_device *mevt = dev_id; | |
ee98d27d | 441 | struct clock_event_device *evt = &mevt->evt; |
3a062281 CY |
442 | |
443 | exynos4_mct_tick_clear(mevt); | |
30d8bead CY |
444 | |
445 | evt->event_handler(evt); | |
446 | ||
447 | return IRQ_HANDLED; | |
448 | } | |
449 | ||
d11b3a60 | 450 | static int exynos4_mct_starting_cpu(unsigned int cpu) |
30d8bead | 451 | { |
d11b3a60 RC |
452 | struct mct_clock_event_device *mevt = |
453 | per_cpu_ptr(&percpu_mct_tick, cpu); | |
479a9329 | 454 | struct clock_event_device *evt = &mevt->evt; |
30d8bead | 455 | |
e700e41d | 456 | mevt->base = EXYNOS4_MCT_L_BASE(cpu); |
09e15176 | 457 | snprintf(mevt->name, sizeof(mevt->name), "mct_tick%d", cpu); |
30d8bead | 458 | |
e700e41d | 459 | evt->name = mevt->name; |
30d8bead CY |
460 | evt->cpumask = cpumask_of(cpu); |
461 | evt->set_next_event = exynos4_tick_set_next_event; | |
79e436d3 VK |
462 | evt->set_state_periodic = set_state_periodic; |
463 | evt->set_state_shutdown = set_state_shutdown; | |
464 | evt->set_state_oneshot = set_state_shutdown; | |
07f101d3 | 465 | evt->set_state_oneshot_stopped = set_state_shutdown; |
79e436d3 | 466 | evt->tick_resume = set_state_shutdown; |
30d8bead CY |
467 | evt->features = CLOCK_EVT_FEAT_PERIODIC | CLOCK_EVT_FEAT_ONESHOT; |
468 | evt->rating = 450; | |
30d8bead | 469 | |
4d2e4d7f | 470 | exynos4_mct_write(TICK_BASE_CNT, mevt->base + MCT_L_TCNTB_OFFSET); |
30d8bead | 471 | |
3a062281 | 472 | if (mct_int_type == MCT_INT_SPI) { |
56a94f13 DE |
473 | |
474 | if (evt->irq == -1) | |
7114cd74 | 475 | return -EIO; |
56a94f13 DE |
476 | |
477 | irq_force_affinity(evt->irq, cpumask_of(cpu)); | |
478 | enable_irq(evt->irq); | |
30d8bead | 479 | } else { |
c371dc60 | 480 | enable_percpu_irq(mct_irqs[MCT_L0_IRQ], 0); |
30d8bead | 481 | } |
8db6e510 KK |
482 | clockevents_config_and_register(evt, clk_rate / (TICK_BASE_CNT + 1), |
483 | 0xf, 0x7fffffff); | |
4d487d7e KK |
484 | |
485 | return 0; | |
30d8bead CY |
486 | } |
487 | ||
d11b3a60 | 488 | static int exynos4_mct_dying_cpu(unsigned int cpu) |
30d8bead | 489 | { |
d11b3a60 RC |
490 | struct mct_clock_event_device *mevt = |
491 | per_cpu_ptr(&percpu_mct_tick, cpu); | |
479a9329 AK |
492 | struct clock_event_device *evt = &mevt->evt; |
493 | ||
79e436d3 | 494 | evt->set_state_shutdown(evt); |
56a94f13 DE |
495 | if (mct_int_type == MCT_INT_SPI) { |
496 | if (evt->irq != -1) | |
497 | disable_irq_nosync(evt->irq); | |
bc7c36ee | 498 | exynos4_mct_write(0x1, mevt->base + MCT_L_INT_CSTAT_OFFSET); |
56a94f13 | 499 | } else { |
c371dc60 | 500 | disable_percpu_irq(mct_irqs[MCT_L0_IRQ]); |
56a94f13 | 501 | } |
d11b3a60 | 502 | return 0; |
30d8bead | 503 | } |
a8cb6041 | 504 | |
5e558ebd | 505 | static int __init exynos4_timer_resources(struct device_node *np, void __iomem *base) |
30d8bead | 506 | { |
56a94f13 | 507 | int err, cpu; |
ca9048ec | 508 | struct clk *mct_clk, *tick_clk; |
30d8bead | 509 | |
415ac2e2 TA |
510 | tick_clk = np ? of_clk_get_by_name(np, "fin_pll") : |
511 | clk_get(NULL, "fin_pll"); | |
512 | if (IS_ERR(tick_clk)) | |
513 | panic("%s: unable to determine tick clock rate\n", __func__); | |
514 | clk_rate = clk_get_rate(tick_clk); | |
e700e41d | 515 | |
ca9048ec TA |
516 | mct_clk = np ? of_clk_get_by_name(np, "mct") : clk_get(NULL, "mct"); |
517 | if (IS_ERR(mct_clk)) | |
518 | panic("%s: unable to retrieve mct clock instance\n", __func__); | |
519 | clk_prepare_enable(mct_clk); | |
e700e41d | 520 | |
228e3023 | 521 | reg_base = base; |
36ba5d52 TA |
522 | if (!reg_base) |
523 | panic("%s: unable to ioremap mct address space\n", __func__); | |
a1ba7a7a | 524 | |
e700e41d | 525 | if (mct_int_type == MCT_INT_PPI) { |
e700e41d | 526 | |
c371dc60 | 527 | err = request_percpu_irq(mct_irqs[MCT_L0_IRQ], |
e700e41d MZ |
528 | exynos4_mct_tick_isr, "MCT", |
529 | &percpu_mct_tick); | |
530 | WARN(err, "MCT: can't request IRQ %d (%d)\n", | |
c371dc60 | 531 | mct_irqs[MCT_L0_IRQ], err); |
5df718d8 | 532 | } else { |
56a94f13 DE |
533 | for_each_possible_cpu(cpu) { |
534 | int mct_irq = mct_irqs[MCT_L0_IRQ + cpu]; | |
535 | struct mct_clock_event_device *pcpu_mevt = | |
536 | per_cpu_ptr(&percpu_mct_tick, cpu); | |
537 | ||
538 | pcpu_mevt->evt.irq = -1; | |
539 | ||
540 | irq_set_status_flags(mct_irq, IRQ_NOAUTOEN); | |
541 | if (request_irq(mct_irq, | |
542 | exynos4_mct_tick_isr, | |
543 | IRQF_TIMER | IRQF_NOBALANCING, | |
544 | pcpu_mevt->name, pcpu_mevt)) { | |
545 | pr_err("exynos-mct: cannot register IRQ (cpu%d)\n", | |
546 | cpu); | |
547 | ||
548 | continue; | |
549 | } | |
550 | pcpu_mevt->evt.irq = mct_irq; | |
551 | } | |
e700e41d | 552 | } |
a8cb6041 | 553 | |
d11b3a60 RC |
554 | /* Install hotplug callbacks which configure the timer on this CPU */ |
555 | err = cpuhp_setup_state(CPUHP_AP_EXYNOS4_MCT_TIMER_STARTING, | |
73c1b41e | 556 | "clockevents/exynos4/mct_timer:starting", |
d11b3a60 RC |
557 | exynos4_mct_starting_cpu, |
558 | exynos4_mct_dying_cpu); | |
ee98d27d SB |
559 | if (err) |
560 | goto out_irq; | |
561 | ||
5e558ebd | 562 | return 0; |
ee98d27d SB |
563 | |
564 | out_irq: | |
565 | free_percpu_irq(mct_irqs[MCT_L0_IRQ], &percpu_mct_tick); | |
5e558ebd | 566 | return err; |
30d8bead CY |
567 | } |
568 | ||
5e558ebd | 569 | static int __init mct_init_dt(struct device_node *np, unsigned int int_type) |
228e3023 AB |
570 | { |
571 | u32 nr_irqs, i; | |
5e558ebd | 572 | int ret; |
228e3023 AB |
573 | |
574 | mct_int_type = int_type; | |
575 | ||
576 | /* This driver uses only one global timer interrupt */ | |
577 | mct_irqs[MCT_G0_IRQ] = irq_of_parse_and_map(np, MCT_G0_IRQ); | |
578 | ||
579 | /* | |
580 | * Find out the number of local irqs specified. The local | |
581 | * timer irqs are specified after the four global timer | |
582 | * irqs are specified. | |
583 | */ | |
f4636d0a | 584 | #ifdef CONFIG_OF |
228e3023 | 585 | nr_irqs = of_irq_count(np); |
f4636d0a AB |
586 | #else |
587 | nr_irqs = 0; | |
588 | #endif | |
228e3023 AB |
589 | for (i = MCT_L0_IRQ; i < nr_irqs; i++) |
590 | mct_irqs[i] = irq_of_parse_and_map(np, i); | |
591 | ||
5e558ebd DL |
592 | ret = exynos4_timer_resources(np, of_iomap(np, 0)); |
593 | if (ret) | |
594 | return ret; | |
595 | ||
596 | ret = exynos4_clocksource_init(); | |
597 | if (ret) | |
598 | return ret; | |
599 | ||
600 | return exynos4_clockevent_init(); | |
30d8bead | 601 | } |
228e3023 AB |
602 | |
603 | ||
5e558ebd | 604 | static int __init mct_init_spi(struct device_node *np) |
228e3023 AB |
605 | { |
606 | return mct_init_dt(np, MCT_INT_SPI); | |
607 | } | |
608 | ||
5e558ebd | 609 | static int __init mct_init_ppi(struct device_node *np) |
228e3023 AB |
610 | { |
611 | return mct_init_dt(np, MCT_INT_PPI); | |
612 | } | |
17273395 DL |
613 | TIMER_OF_DECLARE(exynos4210, "samsung,exynos4210-mct", mct_init_spi); |
614 | TIMER_OF_DECLARE(exynos4412, "samsung,exynos4412-mct", mct_init_ppi); |