[linux-2.6-block.git] / drivers / clk / ux500 / abx500-clk.c

/*
 * abx500 clock implementation for ux500 platform.
 *
 * Copyright (C) 2012 ST-Ericsson SA
 * Author: Ulf Hansson <ulf.hansson@linaro.org>
 *
 * License terms: GNU General Public License (GPL) version 2
 */

#include <linux/err.h>
#include <linux/module.h>
#include <linux/device.h>
#include <linux/of.h>
#include <linux/platform_device.h>
#include <linux/mfd/abx500/ab8500.h>
#include <linux/mfd/abx500/ab8500-sysctrl.h>
#include <linux/clkdev.h>
#include <linux/clk-provider.h>
#include <dt-bindings/clock/ste-ab8500.h>
#include "clk.h"

#define AB8500_NUM_CLKS 6

static struct clk *ab8500_clks[AB8500_NUM_CLKS];
static struct clk_onecell_data ab8500_clk_data;

/* Clock definitions for ab8500 */
static int ab8500_reg_clks(struct device *dev)
{
	int ret;
	struct clk *clk;
	struct device_node *np = dev->of_node;
	const char *intclk_parents[] = {"ab8500_sysclk", "ulpclk"};
	u16 intclk_reg_sel[] = {0 , AB8500_SYSULPCLKCTRL1};
	u8 intclk_reg_mask[] = {0 , AB8500_SYSULPCLKCTRL1_SYSULPCLKINTSEL_MASK};
	u8 intclk_reg_bits[] = {
		0 ,
		(1 << AB8500_SYSULPCLKCTRL1_SYSULPCLKINTSEL_SHIFT)
	};

	/* Enable SWAT */
	ret = ab8500_sysctrl_set(AB8500_SWATCTRL, AB8500_SWATCTRL_SWATENABLE);
	if (ret)
		return ret;

	/* ab8500_sysclk2 */
	clk = clk_reg_sysctrl_gate(dev , "ab8500_sysclk2", "ab8500_sysclk",
		AB8500_SYSULPCLKCTRL1, AB8500_SYSULPCLKCTRL1_SYSCLKBUF2REQ,
		AB8500_SYSULPCLKCTRL1_SYSCLKBUF2REQ, 0, 0);
	ab8500_clks[AB8500_SYSCLK_BUF2] = clk;

	/* ab8500_sysclk3 */
	clk = clk_reg_sysctrl_gate(dev , "ab8500_sysclk3", "ab8500_sysclk",
		AB8500_SYSULPCLKCTRL1, AB8500_SYSULPCLKCTRL1_SYSCLKBUF3REQ,
		AB8500_SYSULPCLKCTRL1_SYSCLKBUF3REQ, 0, 0);
	ab8500_clks[AB8500_SYSCLK_BUF3] = clk;

	/* ab8500_sysclk4 */
	clk = clk_reg_sysctrl_gate(dev , "ab8500_sysclk4", "ab8500_sysclk",
		AB8500_SYSULPCLKCTRL1, AB8500_SYSULPCLKCTRL1_SYSCLKBUF4REQ,
		AB8500_SYSULPCLKCTRL1_SYSCLKBUF4REQ, 0, 0);
	ab8500_clks[AB8500_SYSCLK_BUF4] = clk;

	/* ab_ulpclk */
	clk = clk_reg_sysctrl_gate_fixed_rate(dev, "ulpclk", NULL,
		AB8500_SYSULPCLKCTRL1, AB8500_SYSULPCLKCTRL1_ULPCLKREQ,
		AB8500_SYSULPCLKCTRL1_ULPCLKREQ,
		38400000, 9000, 0);
	ab8500_clks[AB8500_SYSCLK_ULP] = clk;

	/* ab8500_intclk */
	clk = clk_reg_sysctrl_set_parent(dev , "intclk", intclk_parents, 2,
		intclk_reg_sel, intclk_reg_mask, intclk_reg_bits, 0);
	ab8500_clks[AB8500_SYSCLK_INT] = clk;

	/* ab8500_audioclk */
	clk = clk_reg_sysctrl_gate(dev , "audioclk", "intclk",
		AB8500_SYSULPCLKCTRL1, AB8500_SYSULPCLKCTRL1_AUDIOCLKENA,
		AB8500_SYSULPCLKCTRL1_AUDIOCLKENA, 0, 0);
	ab8500_clks[AB8500_SYSCLK_AUDIO] = clk;

	ab8500_clk_data.clks = ab8500_clks;
	ab8500_clk_data.clk_num = ARRAY_SIZE(ab8500_clks);
	of_clk_add_provider(np, of_clk_src_onecell_get, &ab8500_clk_data);

	dev_info(dev, "registered clocks for ab850x\n");

	return 0;
}

/* Clock definitions for ab8540 */
static int ab8540_reg_clks(struct device *dev)
{
	return 0;
}

/* Clock definitions for ab9540 */
static int ab9540_reg_clks(struct device *dev)
{
	return 0;
}

static int abx500_clk_probe(struct platform_device *pdev)
{
	struct ab8500 *parent = dev_get_drvdata(pdev->dev.parent);
	int ret;

	if (is_ab8500(parent) || is_ab8505(parent)) {
		ret = ab8500_reg_clks(&pdev->dev);
	} else if (is_ab8540(parent)) {
		ret = ab8540_reg_clks(&pdev->dev);
	} else if (is_ab9540(parent)) {
		ret = ab9540_reg_clks(&pdev->dev);
	} else {
		dev_err(&pdev->dev, "non supported plf id\n");
		return -ENODEV;
	}

	return ret;
}

static const struct of_device_id abx500_clk_match[] = {
	{ .compatible = "stericsson,ab8500-clk", },
	{}
};

static struct platform_driver abx500_clk_driver = {
	.driver = {
		.name = "abx500-clk",
		.of_match_table = abx500_clk_match,
	},
	.probe	= abx500_clk_probe,
};

static int __init abx500_clk_init(void)
{
	return platform_driver_register(&abx500_clk_driver);
}
arch_initcall(abx500_clk_init);

MODULE_AUTHOR("Ulf Hansson <ulf.hansson@linaro.org");
MODULE_DESCRIPTION("ABX500 clk driver");
MODULE_LICENSE("GPL v2");
Commit	Line	Data
45228ef3 UH	1	/*
	2	* abx500 clock implementation for ux500 platform.
	3	*
	4	* Copyright (C) 2012 ST-Ericsson SA
	5	* Author: Ulf Hansson <ulf.hansson@linaro.org>
	6	*
	7	* License terms: GNU General Public License (GPL) version 2
	8	*/
	9
	10	#include <linux/err.h>
	11	#include <linux/module.h>
	12	#include <linux/device.h>
55921ce2	13	#include <linux/of.h>
45228ef3 UH	14	#include <linux/platform_device.h>
45228ef3 UH	15	#include <linux/mfd/abx500/ab8500.h>
312f0f0b	16	#include <linux/mfd/abx500/ab8500-sysctrl.h>
312f0f0b UH	17	#include <linux/clkdev.h>
312f0f0b UH	18	#include <linux/clk-provider.h>
55921ce2	19	#include <dt-bindings/clock/ste-ab8500.h>
312f0f0b	20	#include "clk.h"
45228ef3	21
55921ce2 LW	22	#define AB8500_NUM_CLKS 6
	23
	24	static struct clk *ab8500_clks[AB8500_NUM_CLKS];
	25	static struct clk_onecell_data ab8500_clk_data;
	26
45228ef3 UH	27	/* Clock definitions for ab8500 */
	28	static int ab8500_reg_clks(struct device *dev)
	29	{
312f0f0b UH	30	int ret;
312f0f0b UH	31	struct clk *clk;
55921ce2	32	struct device_node *np = dev->of_node;
312f0f0b UH	33	const char *intclk_parents[] = {"ab8500_sysclk", "ulpclk"};
	34	u16 intclk_reg_sel[] = {0 , AB8500_SYSULPCLKCTRL1};
	35	u8 intclk_reg_mask[] = {0 , AB8500_SYSULPCLKCTRL1_SYSULPCLKINTSEL_MASK};
	36	u8 intclk_reg_bits[] = {
	37	0 ,
	38	(1 << AB8500_SYSULPCLKCTRL1_SYSULPCLKINTSEL_SHIFT)
	39	};
	40
312f0f0b UH	41	/* Enable SWAT */
	42	ret = ab8500_sysctrl_set(AB8500_SWATCTRL, AB8500_SWATCTRL_SWATENABLE);
	43	if (ret)
	44	return ret;
	45
312f0f0b UH	46	/* ab8500_sysclk2 */
	47	clk = clk_reg_sysctrl_gate(dev , "ab8500_sysclk2", "ab8500_sysclk",
	48	AB8500_SYSULPCLKCTRL1, AB8500_SYSULPCLKCTRL1_SYSCLKBUF2REQ,
	49	AB8500_SYSULPCLKCTRL1_SYSCLKBUF2REQ, 0, 0);
55921ce2	50	ab8500_clks[AB8500_SYSCLK_BUF2] = clk;
312f0f0b UH	51
	52	/* ab8500_sysclk3 */
	53	clk = clk_reg_sysctrl_gate(dev , "ab8500_sysclk3", "ab8500_sysclk",
	54	AB8500_SYSULPCLKCTRL1, AB8500_SYSULPCLKCTRL1_SYSCLKBUF3REQ,
	55	AB8500_SYSULPCLKCTRL1_SYSCLKBUF3REQ, 0, 0);
55921ce2	56	ab8500_clks[AB8500_SYSCLK_BUF3] = clk;
312f0f0b UH	57
	58	/* ab8500_sysclk4 */
	59	clk = clk_reg_sysctrl_gate(dev , "ab8500_sysclk4", "ab8500_sysclk",
	60	AB8500_SYSULPCLKCTRL1, AB8500_SYSULPCLKCTRL1_SYSCLKBUF4REQ,
	61	AB8500_SYSULPCLKCTRL1_SYSCLKBUF4REQ, 0, 0);
55921ce2	62	ab8500_clks[AB8500_SYSCLK_BUF4] = clk;
312f0f0b UH	63
	64	/* ab_ulpclk */
	65	clk = clk_reg_sysctrl_gate_fixed_rate(dev, "ulpclk", NULL,
	66	AB8500_SYSULPCLKCTRL1, AB8500_SYSULPCLKCTRL1_ULPCLKREQ,
	67	AB8500_SYSULPCLKCTRL1_ULPCLKREQ,
66f4ae77	68	38400000, 9000, 0);
55921ce2	69	ab8500_clks[AB8500_SYSCLK_ULP] = clk;
312f0f0b UH	70
	71	/* ab8500_intclk */
	72	clk = clk_reg_sysctrl_set_parent(dev , "intclk", intclk_parents, 2,
	73	intclk_reg_sel, intclk_reg_mask, intclk_reg_bits, 0);
55921ce2	74	ab8500_clks[AB8500_SYSCLK_INT] = clk;
312f0f0b UH	75
	76	/* ab8500_audioclk */
	77	clk = clk_reg_sysctrl_gate(dev , "audioclk", "intclk",
	78	AB8500_SYSULPCLKCTRL1, AB8500_SYSULPCLKCTRL1_AUDIOCLKENA,
	79	AB8500_SYSULPCLKCTRL1_AUDIOCLKENA, 0, 0);
55921ce2 LW	80	ab8500_clks[AB8500_SYSCLK_AUDIO] = clk;
	81
	82	ab8500_clk_data.clks = ab8500_clks;
	83	ab8500_clk_data.clk_num = ARRAY_SIZE(ab8500_clks);
	84	of_clk_add_provider(np, of_clk_src_onecell_get, &ab8500_clk_data);
	85
	86	dev_info(dev, "registered clocks for ab850x\n");
312f0f0b	87
45228ef3 UH	88	return 0;
	89	}
	90
	91	/* Clock definitions for ab8540 */
	92	static int ab8540_reg_clks(struct device *dev)
	93	{
	94	return 0;
	95	}
	96
	97	/* Clock definitions for ab9540 */
	98	static int ab9540_reg_clks(struct device *dev)
	99	{
	100	return 0;
	101	}
	102
0fe763c5	103	static int abx500_clk_probe(struct platform_device *pdev)
45228ef3 UH	104	{
	105	struct ab8500 *parent = dev_get_drvdata(pdev->dev.parent);
	106	int ret;
	107
	108	if (is_ab8500(parent) \|\| is_ab8505(parent)) {
	109	ret = ab8500_reg_clks(&pdev->dev);
	110	} else if (is_ab8540(parent)) {
	111	ret = ab8540_reg_clks(&pdev->dev);
	112	} else if (is_ab9540(parent)) {
	113	ret = ab9540_reg_clks(&pdev->dev);
	114	} else {
	115	dev_err(&pdev->dev, "non supported plf id\n");
	116	return -ENODEV;
	117	}
	118
	119	return ret;
	120	}
	121
55921ce2 LW	122	static const struct of_device_id abx500_clk_match[] = {
	123	{ .compatible = "stericsson,ab8500-clk", },
	124	{}
	125	};
	126
45228ef3 UH	127	static struct platform_driver abx500_clk_driver = {
	128	.driver = {
	129	.name = "abx500-clk",
55921ce2	130	.of_match_table = abx500_clk_match,
45228ef3 UH	131	},
	132	.probe = abx500_clk_probe,
	133	};
	134
	135	static int __init abx500_clk_init(void)
	136	{
	137	return platform_driver_register(&abx500_clk_driver);
	138	}
45228ef3 UH	139	arch_initcall(abx500_clk_init);
	140
	141	MODULE_AUTHOR("Ulf Hansson <ulf.hansson@linaro.org");
	142	MODULE_DESCRIPTION("ABX500 clk driver");
	143	MODULE_LICENSE("GPL v2");