Commit | Line | Data |
---|---|---|
6b301a05 RK |
1 | /* |
2 | * Copyright (c) 2012-2014 NVIDIA CORPORATION. All rights reserved. | |
3 | * | |
4 | * This program is free software; you can redistribute it and/or modify it | |
5 | * under the terms and conditions of the GNU General Public License, | |
6 | * version 2, as published by the Free Software Foundation. | |
7 | * | |
8 | * This program is distributed in the hope it will be useful, but WITHOUT | |
9 | * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or | |
10 | * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for | |
11 | * more details. | |
12 | * | |
13 | * You should have received a copy of the GNU General Public License | |
14 | * along with this program. If not, see <http://www.gnu.org/licenses/>. | |
15 | */ | |
16 | ||
17 | #include <linux/io.h> | |
18 | #include <linux/clk.h> | |
19 | #include <linux/clk-provider.h> | |
20 | #include <linux/clkdev.h> | |
21 | #include <linux/of.h> | |
22 | #include <linux/of_address.h> | |
23 | #include <linux/delay.h> | |
24 | #include <linux/export.h> | |
25 | #include <linux/clk/tegra.h> | |
26 | #include <dt-bindings/clock/tegra210-car.h> | |
68d724ce | 27 | #include <dt-bindings/reset/tegra210-car.h> |
e745f992 | 28 | #include <linux/iopoll.h> |
6b301a05 RK |
29 | |
30 | #include "clk.h" | |
31 | #include "clk-id.h" | |
32 | ||
33 | /* | |
34 | * TEGRA210_CAR_BANK_COUNT: the number of peripheral clock register | |
35 | * banks present in the Tegra210 CAR IP block. The banks are | |
36 | * identified by single letters, e.g.: L, H, U, V, W, X, Y. See | |
37 | * periph_regs[] in drivers/clk/tegra/clk.c | |
38 | */ | |
39 | #define TEGRA210_CAR_BANK_COUNT 7 | |
40 | ||
41 | #define CLK_SOURCE_CSITE 0x1d4 | |
42 | #define CLK_SOURCE_EMC 0x19c | |
43 | ||
44 | #define PLLC_BASE 0x80 | |
45 | #define PLLC_OUT 0x84 | |
46 | #define PLLC_MISC0 0x88 | |
47 | #define PLLC_MISC1 0x8c | |
48 | #define PLLC_MISC2 0x5d0 | |
49 | #define PLLC_MISC3 0x5d4 | |
50 | ||
51 | #define PLLC2_BASE 0x4e8 | |
52 | #define PLLC2_MISC0 0x4ec | |
53 | #define PLLC2_MISC1 0x4f0 | |
54 | #define PLLC2_MISC2 0x4f4 | |
55 | #define PLLC2_MISC3 0x4f8 | |
56 | ||
57 | #define PLLC3_BASE 0x4fc | |
58 | #define PLLC3_MISC0 0x500 | |
59 | #define PLLC3_MISC1 0x504 | |
60 | #define PLLC3_MISC2 0x508 | |
61 | #define PLLC3_MISC3 0x50c | |
62 | ||
63 | #define PLLM_BASE 0x90 | |
6b301a05 | 64 | #define PLLM_MISC1 0x98 |
474f2ba2 | 65 | #define PLLM_MISC2 0x9c |
6b301a05 RK |
66 | #define PLLP_BASE 0xa0 |
67 | #define PLLP_MISC0 0xac | |
68 | #define PLLP_MISC1 0x680 | |
69 | #define PLLA_BASE 0xb0 | |
70 | #define PLLA_MISC0 0xbc | |
71 | #define PLLA_MISC1 0xb8 | |
72 | #define PLLA_MISC2 0x5d8 | |
73 | #define PLLD_BASE 0xd0 | |
74 | #define PLLD_MISC0 0xdc | |
75 | #define PLLD_MISC1 0xd8 | |
76 | #define PLLU_BASE 0xc0 | |
77 | #define PLLU_OUTA 0xc4 | |
78 | #define PLLU_MISC0 0xcc | |
79 | #define PLLU_MISC1 0xc8 | |
80 | #define PLLX_BASE 0xe0 | |
81 | #define PLLX_MISC0 0xe4 | |
82 | #define PLLX_MISC1 0x510 | |
83 | #define PLLX_MISC2 0x514 | |
84 | #define PLLX_MISC3 0x518 | |
85 | #define PLLX_MISC4 0x5f0 | |
86 | #define PLLX_MISC5 0x5f4 | |
87 | #define PLLE_BASE 0xe8 | |
88 | #define PLLE_MISC0 0xec | |
89 | #define PLLD2_BASE 0x4b8 | |
90 | #define PLLD2_MISC0 0x4bc | |
91 | #define PLLD2_MISC1 0x570 | |
92 | #define PLLD2_MISC2 0x574 | |
93 | #define PLLD2_MISC3 0x578 | |
94 | #define PLLE_AUX 0x48c | |
95 | #define PLLRE_BASE 0x4c4 | |
96 | #define PLLRE_MISC0 0x4c8 | |
926655f9 | 97 | #define PLLRE_OUT1 0x4cc |
6b301a05 RK |
98 | #define PLLDP_BASE 0x590 |
99 | #define PLLDP_MISC 0x594 | |
100 | ||
101 | #define PLLC4_BASE 0x5a4 | |
102 | #define PLLC4_MISC0 0x5a8 | |
103 | #define PLLC4_OUT 0x5e4 | |
104 | #define PLLMB_BASE 0x5e8 | |
474f2ba2 | 105 | #define PLLMB_MISC1 0x5ec |
6b301a05 RK |
106 | #define PLLA1_BASE 0x6a4 |
107 | #define PLLA1_MISC0 0x6a8 | |
108 | #define PLLA1_MISC1 0x6ac | |
109 | #define PLLA1_MISC2 0x6b0 | |
110 | #define PLLA1_MISC3 0x6b4 | |
111 | ||
112 | #define PLLU_IDDQ_BIT 31 | |
113 | #define PLLCX_IDDQ_BIT 27 | |
114 | #define PLLRE_IDDQ_BIT 24 | |
115 | #define PLLA_IDDQ_BIT 25 | |
116 | #define PLLD_IDDQ_BIT 20 | |
117 | #define PLLSS_IDDQ_BIT 18 | |
118 | #define PLLM_IDDQ_BIT 5 | |
119 | #define PLLMB_IDDQ_BIT 17 | |
120 | #define PLLXP_IDDQ_BIT 3 | |
121 | ||
122 | #define PLLCX_RESET_BIT 30 | |
123 | ||
124 | #define PLL_BASE_LOCK BIT(27) | |
125 | #define PLLCX_BASE_LOCK BIT(26) | |
126 | #define PLLE_MISC_LOCK BIT(11) | |
127 | #define PLLRE_MISC_LOCK BIT(27) | |
128 | ||
129 | #define PLL_MISC_LOCK_ENABLE 18 | |
130 | #define PLLC_MISC_LOCK_ENABLE 24 | |
131 | #define PLLDU_MISC_LOCK_ENABLE 22 | |
132 | #define PLLU_MISC_LOCK_ENABLE 29 | |
133 | #define PLLE_MISC_LOCK_ENABLE 9 | |
134 | #define PLLRE_MISC_LOCK_ENABLE 30 | |
135 | #define PLLSS_MISC_LOCK_ENABLE 30 | |
136 | #define PLLP_MISC_LOCK_ENABLE 18 | |
137 | #define PLLM_MISC_LOCK_ENABLE 4 | |
138 | #define PLLMB_MISC_LOCK_ENABLE 16 | |
139 | #define PLLA_MISC_LOCK_ENABLE 28 | |
140 | #define PLLU_MISC_LOCK_ENABLE 29 | |
141 | #define PLLD_MISC_LOCK_ENABLE 18 | |
142 | ||
143 | #define PLLA_SDM_DIN_MASK 0xffff | |
144 | #define PLLA_SDM_EN_MASK BIT(26) | |
145 | ||
146 | #define PLLD_SDM_EN_MASK BIT(16) | |
147 | ||
148 | #define PLLD2_SDM_EN_MASK BIT(31) | |
149 | #define PLLD2_SSC_EN_MASK BIT(30) | |
150 | ||
151 | #define PLLDP_SS_CFG 0x598 | |
152 | #define PLLDP_SDM_EN_MASK BIT(31) | |
153 | #define PLLDP_SSC_EN_MASK BIT(30) | |
154 | #define PLLDP_SS_CTRL1 0x59c | |
155 | #define PLLDP_SS_CTRL2 0x5a0 | |
156 | ||
157 | #define PMC_PLLM_WB0_OVERRIDE 0x1dc | |
158 | #define PMC_PLLM_WB0_OVERRIDE_2 0x2b0 | |
159 | ||
e745f992 PDS |
160 | #define UTMIP_PLL_CFG2 0x488 |
161 | #define UTMIP_PLL_CFG2_STABLE_COUNT(x) (((x) & 0xfff) << 6) | |
162 | #define UTMIP_PLL_CFG2_ACTIVE_DLY_COUNT(x) (((x) & 0x3f) << 18) | |
163 | #define UTMIP_PLL_CFG2_FORCE_PD_SAMP_A_POWERDOWN BIT(0) | |
164 | #define UTMIP_PLL_CFG2_FORCE_PD_SAMP_A_POWERUP BIT(1) | |
165 | #define UTMIP_PLL_CFG2_FORCE_PD_SAMP_B_POWERDOWN BIT(2) | |
166 | #define UTMIP_PLL_CFG2_FORCE_PD_SAMP_B_POWERUP BIT(3) | |
167 | #define UTMIP_PLL_CFG2_FORCE_PD_SAMP_C_POWERDOWN BIT(4) | |
168 | #define UTMIP_PLL_CFG2_FORCE_PD_SAMP_C_POWERUP BIT(5) | |
169 | #define UTMIP_PLL_CFG2_FORCE_PD_SAMP_D_POWERDOWN BIT(24) | |
170 | #define UTMIP_PLL_CFG2_FORCE_PD_SAMP_D_POWERUP BIT(25) | |
171 | ||
172 | #define UTMIP_PLL_CFG1 0x484 | |
173 | #define UTMIP_PLL_CFG1_ENABLE_DLY_COUNT(x) (((x) & 0x1f) << 27) | |
174 | #define UTMIP_PLL_CFG1_XTAL_FREQ_COUNT(x) (((x) & 0xfff) << 0) | |
175 | #define UTMIP_PLL_CFG1_FORCE_PLLU_POWERUP BIT(17) | |
176 | #define UTMIP_PLL_CFG1_FORCE_PLLU_POWERDOWN BIT(16) | |
177 | #define UTMIP_PLL_CFG1_FORCE_PLL_ENABLE_POWERUP BIT(15) | |
178 | #define UTMIP_PLL_CFG1_FORCE_PLL_ENABLE_POWERDOWN BIT(14) | |
179 | #define UTMIP_PLL_CFG1_FORCE_PLL_ACTIVE_POWERDOWN BIT(12) | |
180 | ||
3358d2d9 AB |
181 | #define SATA_PLL_CFG0 0x490 |
182 | #define SATA_PLL_CFG0_PADPLL_RESET_SWCTL BIT(0) | |
183 | #define SATA_PLL_CFG0_PADPLL_USE_LOCKDET BIT(2) | |
184 | #define SATA_PLL_CFG0_PADPLL_SLEEP_IDDQ BIT(13) | |
185 | #define SATA_PLL_CFG0_SEQ_ENABLE BIT(24) | |
186 | ||
187 | #define XUSBIO_PLL_CFG0 0x51c | |
188 | #define XUSBIO_PLL_CFG0_PADPLL_RESET_SWCTL BIT(0) | |
189 | #define XUSBIO_PLL_CFG0_CLK_ENABLE_SWCTL BIT(2) | |
190 | #define XUSBIO_PLL_CFG0_PADPLL_USE_LOCKDET BIT(6) | |
191 | #define XUSBIO_PLL_CFG0_PADPLL_SLEEP_IDDQ BIT(13) | |
192 | #define XUSBIO_PLL_CFG0_SEQ_ENABLE BIT(24) | |
193 | ||
6b301a05 RK |
194 | #define UTMIPLL_HW_PWRDN_CFG0 0x52c |
195 | #define UTMIPLL_HW_PWRDN_CFG0_UTMIPLL_LOCK BIT(31) | |
196 | #define UTMIPLL_HW_PWRDN_CFG0_SEQ_START_STATE BIT(25) | |
197 | #define UTMIPLL_HW_PWRDN_CFG0_SEQ_ENABLE BIT(24) | |
198 | #define UTMIPLL_HW_PWRDN_CFG0_IDDQ_PD_INCLUDE BIT(7) | |
199 | #define UTMIPLL_HW_PWRDN_CFG0_USE_LOCKDET BIT(6) | |
200 | #define UTMIPLL_HW_PWRDN_CFG0_SEQ_RESET_INPUT_VALUE BIT(5) | |
201 | #define UTMIPLL_HW_PWRDN_CFG0_SEQ_IN_SWCTL BIT(4) | |
202 | #define UTMIPLL_HW_PWRDN_CFG0_CLK_ENABLE_SWCTL BIT(2) | |
203 | #define UTMIPLL_HW_PWRDN_CFG0_IDDQ_OVERRIDE BIT(1) | |
204 | #define UTMIPLL_HW_PWRDN_CFG0_IDDQ_SWCTL BIT(0) | |
205 | ||
206 | #define PLLU_HW_PWRDN_CFG0 0x530 | |
207 | #define PLLU_HW_PWRDN_CFG0_IDDQ_PD_INCLUDE BIT(28) | |
208 | #define PLLU_HW_PWRDN_CFG0_SEQ_ENABLE BIT(24) | |
209 | #define PLLU_HW_PWRDN_CFG0_USE_SWITCH_DETECT BIT(7) | |
210 | #define PLLU_HW_PWRDN_CFG0_USE_LOCKDET BIT(6) | |
211 | #define PLLU_HW_PWRDN_CFG0_CLK_ENABLE_SWCTL BIT(2) | |
212 | #define PLLU_HW_PWRDN_CFG0_CLK_SWITCH_SWCTL BIT(0) | |
213 | ||
214 | #define XUSB_PLL_CFG0 0x534 | |
215 | #define XUSB_PLL_CFG0_UTMIPLL_LOCK_DLY 0x3ff | |
216 | #define XUSB_PLL_CFG0_PLLU_LOCK_DLY_MASK (0x3ff << 14) | |
217 | ||
218 | #define SPARE_REG0 0x55c | |
219 | #define CLK_M_DIVISOR_SHIFT 2 | |
220 | #define CLK_M_DIVISOR_MASK 0x3 | |
221 | ||
68d724ce PDS |
222 | #define RST_DFLL_DVCO 0x2f4 |
223 | #define DVFS_DFLL_RESET_SHIFT 0 | |
224 | ||
225 | #define CLK_RST_CONTROLLER_RST_DEV_Y_SET 0x2a8 | |
226 | #define CLK_RST_CONTROLLER_RST_DEV_Y_CLR 0x2ac | |
227 | ||
6b301a05 RK |
228 | /* |
229 | * SDM fractional divisor is 16-bit 2's complement signed number within | |
230 | * (-2^12 ... 2^12-1) range. Represented in PLL data structure as unsigned | |
231 | * 16-bit value, with "0" divisor mapped to 0xFFFF. Data "0" is used to | |
232 | * indicate that SDM is disabled. | |
233 | * | |
234 | * Effective ndiv value when SDM is enabled: ndiv + 1/2 + sdm_din/2^13 | |
235 | */ | |
236 | #define PLL_SDM_COEFF BIT(13) | |
237 | #define sdin_din_to_data(din) ((u16)((din) ? : 0xFFFFU)) | |
238 | #define sdin_data_to_din(dat) (((dat) == 0xFFFFU) ? 0 : (s16)dat) | |
239 | ||
240 | /* Tegra CPU clock and reset control regs */ | |
241 | #define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS 0x470 | |
242 | ||
243 | #ifdef CONFIG_PM_SLEEP | |
244 | static struct cpu_clk_suspend_context { | |
245 | u32 clk_csite_src; | |
246 | } tegra210_cpu_clk_sctx; | |
247 | #endif | |
248 | ||
249 | static void __iomem *clk_base; | |
250 | static void __iomem *pmc_base; | |
251 | ||
252 | static unsigned long osc_freq; | |
253 | static unsigned long pll_ref_freq; | |
254 | ||
255 | static DEFINE_SPINLOCK(pll_d_lock); | |
256 | static DEFINE_SPINLOCK(pll_e_lock); | |
257 | static DEFINE_SPINLOCK(pll_re_lock); | |
258 | static DEFINE_SPINLOCK(pll_u_lock); | |
259 | static DEFINE_SPINLOCK(emc_lock); | |
260 | ||
261 | /* possible OSC frequencies in Hz */ | |
262 | static unsigned long tegra210_input_freq[] = { | |
263 | [5] = 38400000, | |
264 | [8] = 12000000, | |
265 | }; | |
266 | ||
267 | static const char *mux_pllmcp_clkm[] = { | |
4f8d4440 JH |
268 | "pll_m", "pll_c", "pll_p", "clk_m", "pll_m_ud", "pll_mb", "pll_mb", |
269 | "pll_p", | |
6b301a05 RK |
270 | }; |
271 | #define mux_pllmcp_clkm_idx NULL | |
272 | ||
273 | #define PLL_ENABLE (1 << 30) | |
274 | ||
275 | #define PLLCX_MISC1_IDDQ (1 << 27) | |
276 | #define PLLCX_MISC0_RESET (1 << 30) | |
277 | ||
278 | #define PLLCX_MISC0_DEFAULT_VALUE 0x40080000 | |
279 | #define PLLCX_MISC0_WRITE_MASK 0x400ffffb | |
280 | #define PLLCX_MISC1_DEFAULT_VALUE 0x08000000 | |
281 | #define PLLCX_MISC1_WRITE_MASK 0x08003cff | |
282 | #define PLLCX_MISC2_DEFAULT_VALUE 0x1f720f05 | |
283 | #define PLLCX_MISC2_WRITE_MASK 0xffffff17 | |
284 | #define PLLCX_MISC3_DEFAULT_VALUE 0x000000c4 | |
285 | #define PLLCX_MISC3_WRITE_MASK 0x00ffffff | |
286 | ||
287 | /* PLLA */ | |
288 | #define PLLA_BASE_IDDQ (1 << 25) | |
289 | #define PLLA_BASE_LOCK (1 << 27) | |
290 | ||
291 | #define PLLA_MISC0_LOCK_ENABLE (1 << 28) | |
292 | #define PLLA_MISC0_LOCK_OVERRIDE (1 << 27) | |
293 | ||
294 | #define PLLA_MISC2_EN_SDM (1 << 26) | |
295 | #define PLLA_MISC2_EN_DYNRAMP (1 << 25) | |
296 | ||
297 | #define PLLA_MISC0_DEFAULT_VALUE 0x12000020 | |
298 | #define PLLA_MISC0_WRITE_MASK 0x7fffffff | |
299 | #define PLLA_MISC2_DEFAULT_VALUE 0x0 | |
300 | #define PLLA_MISC2_WRITE_MASK 0x06ffffff | |
301 | ||
302 | /* PLLD */ | |
303 | #define PLLD_MISC0_EN_SDM (1 << 16) | |
304 | #define PLLD_MISC0_LOCK_OVERRIDE (1 << 17) | |
305 | #define PLLD_MISC0_LOCK_ENABLE (1 << 18) | |
306 | #define PLLD_MISC0_IDDQ (1 << 20) | |
307 | #define PLLD_MISC0_DSI_CLKENABLE (1 << 21) | |
308 | ||
309 | #define PLLD_MISC0_DEFAULT_VALUE 0x00140000 | |
310 | #define PLLD_MISC0_WRITE_MASK 0x3ff7ffff | |
311 | #define PLLD_MISC1_DEFAULT_VALUE 0x20 | |
312 | #define PLLD_MISC1_WRITE_MASK 0x00ffffff | |
313 | ||
314 | /* PLLD2 and PLLDP and PLLC4 */ | |
315 | #define PLLDSS_BASE_LOCK (1 << 27) | |
316 | #define PLLDSS_BASE_LOCK_OVERRIDE (1 << 24) | |
317 | #define PLLDSS_BASE_IDDQ (1 << 18) | |
318 | #define PLLDSS_BASE_REF_SEL_SHIFT 25 | |
319 | #define PLLDSS_BASE_REF_SEL_MASK (0x3 << PLLDSS_BASE_REF_SEL_SHIFT) | |
320 | ||
321 | #define PLLDSS_MISC0_LOCK_ENABLE (1 << 30) | |
322 | ||
323 | #define PLLDSS_MISC1_CFG_EN_SDM (1 << 31) | |
324 | #define PLLDSS_MISC1_CFG_EN_SSC (1 << 30) | |
325 | ||
326 | #define PLLD2_MISC0_DEFAULT_VALUE 0x40000020 | |
327 | #define PLLD2_MISC1_CFG_DEFAULT_VALUE 0x10000000 | |
328 | #define PLLD2_MISC2_CTRL1_DEFAULT_VALUE 0x0 | |
329 | #define PLLD2_MISC3_CTRL2_DEFAULT_VALUE 0x0 | |
330 | ||
331 | #define PLLDP_MISC0_DEFAULT_VALUE 0x40000020 | |
332 | #define PLLDP_MISC1_CFG_DEFAULT_VALUE 0xc0000000 | |
333 | #define PLLDP_MISC2_CTRL1_DEFAULT_VALUE 0xf400f0da | |
334 | #define PLLDP_MISC3_CTRL2_DEFAULT_VALUE 0x2004f400 | |
335 | ||
336 | #define PLLDSS_MISC0_WRITE_MASK 0x47ffffff | |
337 | #define PLLDSS_MISC1_CFG_WRITE_MASK 0xf8000000 | |
338 | #define PLLDSS_MISC2_CTRL1_WRITE_MASK 0xffffffff | |
339 | #define PLLDSS_MISC3_CTRL2_WRITE_MASK 0xffffffff | |
340 | ||
341 | #define PLLC4_MISC0_DEFAULT_VALUE 0x40000000 | |
342 | ||
343 | /* PLLRE */ | |
344 | #define PLLRE_MISC0_LOCK_ENABLE (1 << 30) | |
345 | #define PLLRE_MISC0_LOCK_OVERRIDE (1 << 29) | |
346 | #define PLLRE_MISC0_LOCK (1 << 27) | |
347 | #define PLLRE_MISC0_IDDQ (1 << 24) | |
348 | ||
349 | #define PLLRE_BASE_DEFAULT_VALUE 0x0 | |
350 | #define PLLRE_MISC0_DEFAULT_VALUE 0x41000000 | |
351 | ||
352 | #define PLLRE_BASE_DEFAULT_MASK 0x1c000000 | |
353 | #define PLLRE_MISC0_WRITE_MASK 0x67ffffff | |
354 | ||
355 | /* PLLX */ | |
356 | #define PLLX_USE_DYN_RAMP 1 | |
357 | #define PLLX_BASE_LOCK (1 << 27) | |
358 | ||
359 | #define PLLX_MISC0_FO_G_DISABLE (0x1 << 28) | |
360 | #define PLLX_MISC0_LOCK_ENABLE (0x1 << 18) | |
361 | ||
362 | #define PLLX_MISC2_DYNRAMP_STEPB_SHIFT 24 | |
363 | #define PLLX_MISC2_DYNRAMP_STEPB_MASK (0xFF << PLLX_MISC2_DYNRAMP_STEPB_SHIFT) | |
364 | #define PLLX_MISC2_DYNRAMP_STEPA_SHIFT 16 | |
365 | #define PLLX_MISC2_DYNRAMP_STEPA_MASK (0xFF << PLLX_MISC2_DYNRAMP_STEPA_SHIFT) | |
366 | #define PLLX_MISC2_NDIV_NEW_SHIFT 8 | |
367 | #define PLLX_MISC2_NDIV_NEW_MASK (0xFF << PLLX_MISC2_NDIV_NEW_SHIFT) | |
368 | #define PLLX_MISC2_LOCK_OVERRIDE (0x1 << 4) | |
369 | #define PLLX_MISC2_DYNRAMP_DONE (0x1 << 2) | |
370 | #define PLLX_MISC2_EN_DYNRAMP (0x1 << 0) | |
371 | ||
372 | #define PLLX_MISC3_IDDQ (0x1 << 3) | |
373 | ||
374 | #define PLLX_MISC0_DEFAULT_VALUE PLLX_MISC0_LOCK_ENABLE | |
375 | #define PLLX_MISC0_WRITE_MASK 0x10c40000 | |
376 | #define PLLX_MISC1_DEFAULT_VALUE 0x20 | |
377 | #define PLLX_MISC1_WRITE_MASK 0x00ffffff | |
378 | #define PLLX_MISC2_DEFAULT_VALUE 0x0 | |
379 | #define PLLX_MISC2_WRITE_MASK 0xffffff11 | |
380 | #define PLLX_MISC3_DEFAULT_VALUE PLLX_MISC3_IDDQ | |
381 | #define PLLX_MISC3_WRITE_MASK 0x01ff0f0f | |
382 | #define PLLX_MISC4_DEFAULT_VALUE 0x0 | |
383 | #define PLLX_MISC4_WRITE_MASK 0x8000ffff | |
384 | #define PLLX_MISC5_DEFAULT_VALUE 0x0 | |
385 | #define PLLX_MISC5_WRITE_MASK 0x0000ffff | |
386 | ||
387 | #define PLLX_HW_CTRL_CFG 0x548 | |
388 | #define PLLX_HW_CTRL_CFG_SWCTRL (0x1 << 0) | |
389 | ||
390 | /* PLLMB */ | |
391 | #define PLLMB_BASE_LOCK (1 << 27) | |
392 | ||
474f2ba2 RK |
393 | #define PLLMB_MISC1_LOCK_OVERRIDE (1 << 18) |
394 | #define PLLMB_MISC1_IDDQ (1 << 17) | |
395 | #define PLLMB_MISC1_LOCK_ENABLE (1 << 16) | |
6b301a05 | 396 | |
474f2ba2 RK |
397 | #define PLLMB_MISC1_DEFAULT_VALUE 0x00030000 |
398 | #define PLLMB_MISC1_WRITE_MASK 0x0007ffff | |
6b301a05 RK |
399 | |
400 | /* PLLP */ | |
401 | #define PLLP_BASE_OVERRIDE (1 << 28) | |
402 | #define PLLP_BASE_LOCK (1 << 27) | |
403 | ||
404 | #define PLLP_MISC0_LOCK_ENABLE (1 << 18) | |
405 | #define PLLP_MISC0_LOCK_OVERRIDE (1 << 17) | |
406 | #define PLLP_MISC0_IDDQ (1 << 3) | |
407 | ||
408 | #define PLLP_MISC1_HSIO_EN_SHIFT 29 | |
409 | #define PLLP_MISC1_HSIO_EN (1 << PLLP_MISC1_HSIO_EN_SHIFT) | |
410 | #define PLLP_MISC1_XUSB_EN_SHIFT 28 | |
411 | #define PLLP_MISC1_XUSB_EN (1 << PLLP_MISC1_XUSB_EN_SHIFT) | |
412 | ||
413 | #define PLLP_MISC0_DEFAULT_VALUE 0x00040008 | |
414 | #define PLLP_MISC1_DEFAULT_VALUE 0x0 | |
415 | ||
416 | #define PLLP_MISC0_WRITE_MASK 0xdc6000f | |
417 | #define PLLP_MISC1_WRITE_MASK 0x70ffffff | |
418 | ||
419 | /* PLLU */ | |
420 | #define PLLU_BASE_LOCK (1 << 27) | |
421 | #define PLLU_BASE_OVERRIDE (1 << 24) | |
422 | #define PLLU_BASE_CLKENABLE_USB (1 << 21) | |
423 | #define PLLU_BASE_CLKENABLE_HSIC (1 << 22) | |
424 | #define PLLU_BASE_CLKENABLE_ICUSB (1 << 23) | |
425 | #define PLLU_BASE_CLKENABLE_48M (1 << 25) | |
426 | #define PLLU_BASE_CLKENABLE_ALL (PLLU_BASE_CLKENABLE_USB |\ | |
427 | PLLU_BASE_CLKENABLE_HSIC |\ | |
428 | PLLU_BASE_CLKENABLE_ICUSB |\ | |
429 | PLLU_BASE_CLKENABLE_48M) | |
430 | ||
431 | #define PLLU_MISC0_IDDQ (1 << 31) | |
432 | #define PLLU_MISC0_LOCK_ENABLE (1 << 29) | |
433 | #define PLLU_MISC1_LOCK_OVERRIDE (1 << 0) | |
434 | ||
435 | #define PLLU_MISC0_DEFAULT_VALUE 0xa0000000 | |
436 | #define PLLU_MISC1_DEFAULT_VALUE 0x0 | |
437 | ||
438 | #define PLLU_MISC0_WRITE_MASK 0xbfffffff | |
439 | #define PLLU_MISC1_WRITE_MASK 0x00000007 | |
440 | ||
3358d2d9 AB |
441 | void tegra210_xusb_pll_hw_control_enable(void) |
442 | { | |
443 | u32 val; | |
444 | ||
445 | val = readl_relaxed(clk_base + XUSBIO_PLL_CFG0); | |
446 | val &= ~(XUSBIO_PLL_CFG0_CLK_ENABLE_SWCTL | | |
447 | XUSBIO_PLL_CFG0_PADPLL_RESET_SWCTL); | |
448 | val |= XUSBIO_PLL_CFG0_PADPLL_USE_LOCKDET | | |
449 | XUSBIO_PLL_CFG0_PADPLL_SLEEP_IDDQ; | |
450 | writel_relaxed(val, clk_base + XUSBIO_PLL_CFG0); | |
451 | } | |
452 | EXPORT_SYMBOL_GPL(tegra210_xusb_pll_hw_control_enable); | |
453 | ||
454 | void tegra210_xusb_pll_hw_sequence_start(void) | |
455 | { | |
456 | u32 val; | |
457 | ||
458 | val = readl_relaxed(clk_base + XUSBIO_PLL_CFG0); | |
459 | val |= XUSBIO_PLL_CFG0_SEQ_ENABLE; | |
460 | writel_relaxed(val, clk_base + XUSBIO_PLL_CFG0); | |
461 | } | |
462 | EXPORT_SYMBOL_GPL(tegra210_xusb_pll_hw_sequence_start); | |
463 | ||
464 | void tegra210_sata_pll_hw_control_enable(void) | |
465 | { | |
466 | u32 val; | |
467 | ||
468 | val = readl_relaxed(clk_base + SATA_PLL_CFG0); | |
469 | val &= ~SATA_PLL_CFG0_PADPLL_RESET_SWCTL; | |
470 | val |= SATA_PLL_CFG0_PADPLL_USE_LOCKDET | | |
471 | SATA_PLL_CFG0_PADPLL_SLEEP_IDDQ; | |
472 | writel_relaxed(val, clk_base + SATA_PLL_CFG0); | |
473 | } | |
474 | EXPORT_SYMBOL_GPL(tegra210_sata_pll_hw_control_enable); | |
475 | ||
476 | void tegra210_sata_pll_hw_sequence_start(void) | |
477 | { | |
478 | u32 val; | |
479 | ||
480 | val = readl_relaxed(clk_base + SATA_PLL_CFG0); | |
481 | val |= SATA_PLL_CFG0_SEQ_ENABLE; | |
482 | writel_relaxed(val, clk_base + SATA_PLL_CFG0); | |
483 | } | |
484 | EXPORT_SYMBOL_GPL(tegra210_sata_pll_hw_sequence_start); | |
485 | ||
6b301a05 RK |
486 | static inline void _pll_misc_chk_default(void __iomem *base, |
487 | struct tegra_clk_pll_params *params, | |
488 | u8 misc_num, u32 default_val, u32 mask) | |
489 | { | |
490 | u32 boot_val = readl_relaxed(base + params->ext_misc_reg[misc_num]); | |
491 | ||
492 | boot_val &= mask; | |
493 | default_val &= mask; | |
494 | if (boot_val != default_val) { | |
495 | pr_warn("boot misc%d 0x%x: expected 0x%x\n", | |
496 | misc_num, boot_val, default_val); | |
497 | pr_warn(" (comparison mask = 0x%x)\n", mask); | |
498 | params->defaults_set = false; | |
499 | } | |
500 | } | |
501 | ||
502 | /* | |
503 | * PLLCX: PLLC, PLLC2, PLLC3, PLLA1 | |
504 | * Hybrid PLLs with dynamic ramp. Dynamic ramp is allowed for any transition | |
505 | * that changes NDIV only, while PLL is already locked. | |
506 | */ | |
507 | static void pllcx_check_defaults(struct tegra_clk_pll_params *params) | |
508 | { | |
509 | u32 default_val; | |
510 | ||
511 | default_val = PLLCX_MISC0_DEFAULT_VALUE & (~PLLCX_MISC0_RESET); | |
512 | _pll_misc_chk_default(clk_base, params, 0, default_val, | |
513 | PLLCX_MISC0_WRITE_MASK); | |
514 | ||
515 | default_val = PLLCX_MISC1_DEFAULT_VALUE & (~PLLCX_MISC1_IDDQ); | |
516 | _pll_misc_chk_default(clk_base, params, 1, default_val, | |
517 | PLLCX_MISC1_WRITE_MASK); | |
518 | ||
519 | default_val = PLLCX_MISC2_DEFAULT_VALUE; | |
520 | _pll_misc_chk_default(clk_base, params, 2, default_val, | |
521 | PLLCX_MISC2_WRITE_MASK); | |
522 | ||
523 | default_val = PLLCX_MISC3_DEFAULT_VALUE; | |
524 | _pll_misc_chk_default(clk_base, params, 3, default_val, | |
525 | PLLCX_MISC3_WRITE_MASK); | |
526 | } | |
527 | ||
fd360e20 JH |
528 | static void tegra210_pllcx_set_defaults(const char *name, |
529 | struct tegra_clk_pll *pllcx) | |
6b301a05 RK |
530 | { |
531 | pllcx->params->defaults_set = true; | |
532 | ||
533 | if (readl_relaxed(clk_base + pllcx->params->base_reg) & | |
8dce89a1 | 534 | PLL_ENABLE && !pllcx->params->defaults_set) { |
6b301a05 RK |
535 | /* PLL is ON: only check if defaults already set */ |
536 | pllcx_check_defaults(pllcx->params); | |
537 | pr_warn("%s already enabled. Postponing set full defaults\n", | |
538 | name); | |
539 | return; | |
540 | } | |
541 | ||
542 | /* Defaults assert PLL reset, and set IDDQ */ | |
543 | writel_relaxed(PLLCX_MISC0_DEFAULT_VALUE, | |
544 | clk_base + pllcx->params->ext_misc_reg[0]); | |
545 | writel_relaxed(PLLCX_MISC1_DEFAULT_VALUE, | |
546 | clk_base + pllcx->params->ext_misc_reg[1]); | |
547 | writel_relaxed(PLLCX_MISC2_DEFAULT_VALUE, | |
548 | clk_base + pllcx->params->ext_misc_reg[2]); | |
549 | writel_relaxed(PLLCX_MISC3_DEFAULT_VALUE, | |
550 | clk_base + pllcx->params->ext_misc_reg[3]); | |
551 | udelay(1); | |
552 | } | |
553 | ||
fd360e20 | 554 | static void _pllc_set_defaults(struct tegra_clk_pll *pllcx) |
6b301a05 RK |
555 | { |
556 | tegra210_pllcx_set_defaults("PLL_C", pllcx); | |
557 | } | |
558 | ||
fd360e20 | 559 | static void _pllc2_set_defaults(struct tegra_clk_pll *pllcx) |
6b301a05 RK |
560 | { |
561 | tegra210_pllcx_set_defaults("PLL_C2", pllcx); | |
562 | } | |
563 | ||
fd360e20 | 564 | static void _pllc3_set_defaults(struct tegra_clk_pll *pllcx) |
6b301a05 RK |
565 | { |
566 | tegra210_pllcx_set_defaults("PLL_C3", pllcx); | |
567 | } | |
568 | ||
fd360e20 | 569 | static void _plla1_set_defaults(struct tegra_clk_pll *pllcx) |
6b301a05 RK |
570 | { |
571 | tegra210_pllcx_set_defaults("PLL_A1", pllcx); | |
572 | } | |
573 | ||
574 | /* | |
575 | * PLLA | |
576 | * PLL with dynamic ramp and fractional SDM. Dynamic ramp is not used. | |
577 | * Fractional SDM is allowed to provide exact audio rates. | |
578 | */ | |
fd360e20 | 579 | static void tegra210_plla_set_defaults(struct tegra_clk_pll *plla) |
6b301a05 RK |
580 | { |
581 | u32 mask; | |
582 | u32 val = readl_relaxed(clk_base + plla->params->base_reg); | |
583 | ||
584 | plla->params->defaults_set = true; | |
585 | ||
586 | if (val & PLL_ENABLE) { | |
587 | /* | |
588 | * PLL is ON: check if defaults already set, then set those | |
589 | * that can be updated in flight. | |
590 | */ | |
591 | if (val & PLLA_BASE_IDDQ) { | |
592 | pr_warn("PLL_A boot enabled with IDDQ set\n"); | |
593 | plla->params->defaults_set = false; | |
594 | } | |
595 | ||
596 | pr_warn("PLL_A already enabled. Postponing set full defaults\n"); | |
597 | ||
598 | val = PLLA_MISC0_DEFAULT_VALUE; /* ignore lock enable */ | |
599 | mask = PLLA_MISC0_LOCK_ENABLE | PLLA_MISC0_LOCK_OVERRIDE; | |
600 | _pll_misc_chk_default(clk_base, plla->params, 0, val, | |
601 | ~mask & PLLA_MISC0_WRITE_MASK); | |
602 | ||
603 | val = PLLA_MISC2_DEFAULT_VALUE; /* ignore all but control bit */ | |
604 | _pll_misc_chk_default(clk_base, plla->params, 2, val, | |
605 | PLLA_MISC2_EN_DYNRAMP); | |
606 | ||
607 | /* Enable lock detect */ | |
608 | val = readl_relaxed(clk_base + plla->params->ext_misc_reg[0]); | |
609 | val &= ~mask; | |
610 | val |= PLLA_MISC0_DEFAULT_VALUE & mask; | |
611 | writel_relaxed(val, clk_base + plla->params->ext_misc_reg[0]); | |
612 | udelay(1); | |
613 | ||
614 | return; | |
615 | } | |
616 | ||
617 | /* set IDDQ, enable lock detect, disable dynamic ramp and SDM */ | |
618 | val |= PLLA_BASE_IDDQ; | |
619 | writel_relaxed(val, clk_base + plla->params->base_reg); | |
620 | writel_relaxed(PLLA_MISC0_DEFAULT_VALUE, | |
621 | clk_base + plla->params->ext_misc_reg[0]); | |
622 | writel_relaxed(PLLA_MISC2_DEFAULT_VALUE, | |
623 | clk_base + plla->params->ext_misc_reg[2]); | |
624 | udelay(1); | |
625 | } | |
626 | ||
627 | /* | |
628 | * PLLD | |
629 | * PLL with fractional SDM. | |
630 | */ | |
fd360e20 | 631 | static void tegra210_plld_set_defaults(struct tegra_clk_pll *plld) |
6b301a05 RK |
632 | { |
633 | u32 val; | |
634 | u32 mask = 0xffff; | |
635 | ||
636 | plld->params->defaults_set = true; | |
637 | ||
638 | if (readl_relaxed(clk_base + plld->params->base_reg) & | |
639 | PLL_ENABLE) { | |
6b301a05 RK |
640 | |
641 | /* | |
642 | * PLL is ON: check if defaults already set, then set those | |
643 | * that can be updated in flight. | |
644 | */ | |
645 | val = PLLD_MISC1_DEFAULT_VALUE; | |
646 | _pll_misc_chk_default(clk_base, plld->params, 1, | |
647 | val, PLLD_MISC1_WRITE_MASK); | |
648 | ||
649 | /* ignore lock, DSI and SDM controls, make sure IDDQ not set */ | |
650 | val = PLLD_MISC0_DEFAULT_VALUE & (~PLLD_MISC0_IDDQ); | |
651 | mask |= PLLD_MISC0_DSI_CLKENABLE | PLLD_MISC0_LOCK_ENABLE | | |
652 | PLLD_MISC0_LOCK_OVERRIDE | PLLD_MISC0_EN_SDM; | |
653 | _pll_misc_chk_default(clk_base, plld->params, 0, val, | |
654 | ~mask & PLLD_MISC0_WRITE_MASK); | |
655 | ||
8dce89a1 PDS |
656 | if (!plld->params->defaults_set) |
657 | pr_warn("PLL_D already enabled. Postponing set full defaults\n"); | |
658 | ||
6b301a05 RK |
659 | /* Enable lock detect */ |
660 | mask = PLLD_MISC0_LOCK_ENABLE | PLLD_MISC0_LOCK_OVERRIDE; | |
661 | val = readl_relaxed(clk_base + plld->params->ext_misc_reg[0]); | |
662 | val &= ~mask; | |
663 | val |= PLLD_MISC0_DEFAULT_VALUE & mask; | |
664 | writel_relaxed(val, clk_base + plld->params->ext_misc_reg[0]); | |
665 | udelay(1); | |
666 | ||
667 | return; | |
668 | } | |
669 | ||
670 | val = readl_relaxed(clk_base + plld->params->ext_misc_reg[0]); | |
671 | val &= PLLD_MISC0_DSI_CLKENABLE; | |
672 | val |= PLLD_MISC0_DEFAULT_VALUE; | |
673 | /* set IDDQ, enable lock detect, disable SDM */ | |
674 | writel_relaxed(val, clk_base + plld->params->ext_misc_reg[0]); | |
675 | writel_relaxed(PLLD_MISC1_DEFAULT_VALUE, clk_base + | |
676 | plld->params->ext_misc_reg[1]); | |
677 | udelay(1); | |
678 | } | |
679 | ||
680 | /* | |
681 | * PLLD2, PLLDP | |
682 | * PLL with fractional SDM and Spread Spectrum (SDM is a must if SSC is used). | |
683 | */ | |
684 | static void plldss_defaults(const char *pll_name, struct tegra_clk_pll *plldss, | |
685 | u32 misc0_val, u32 misc1_val, u32 misc2_val, u32 misc3_val) | |
686 | { | |
687 | u32 default_val; | |
688 | u32 val = readl_relaxed(clk_base + plldss->params->base_reg); | |
689 | ||
690 | plldss->params->defaults_set = true; | |
691 | ||
692 | if (val & PLL_ENABLE) { | |
693 | pr_warn("%s already enabled. Postponing set full defaults\n", | |
694 | pll_name); | |
695 | ||
696 | /* | |
697 | * PLL is ON: check if defaults already set, then set those | |
698 | * that can be updated in flight. | |
699 | */ | |
700 | if (val & PLLDSS_BASE_IDDQ) { | |
701 | pr_warn("plldss boot enabled with IDDQ set\n"); | |
702 | plldss->params->defaults_set = false; | |
703 | } | |
704 | ||
705 | /* ignore lock enable */ | |
706 | default_val = misc0_val; | |
707 | _pll_misc_chk_default(clk_base, plldss->params, 0, default_val, | |
708 | PLLDSS_MISC0_WRITE_MASK & | |
709 | (~PLLDSS_MISC0_LOCK_ENABLE)); | |
710 | ||
711 | /* | |
712 | * If SSC is used, check all settings, otherwise just confirm | |
713 | * that SSC is not used on boot as well. Do nothing when using | |
714 | * this function for PLLC4 that has only MISC0. | |
715 | */ | |
716 | if (plldss->params->ssc_ctrl_en_mask) { | |
717 | default_val = misc1_val; | |
718 | _pll_misc_chk_default(clk_base, plldss->params, 1, | |
719 | default_val, PLLDSS_MISC1_CFG_WRITE_MASK); | |
720 | default_val = misc2_val; | |
721 | _pll_misc_chk_default(clk_base, plldss->params, 2, | |
722 | default_val, PLLDSS_MISC2_CTRL1_WRITE_MASK); | |
723 | default_val = misc3_val; | |
724 | _pll_misc_chk_default(clk_base, plldss->params, 3, | |
725 | default_val, PLLDSS_MISC3_CTRL2_WRITE_MASK); | |
726 | } else if (plldss->params->ext_misc_reg[1]) { | |
727 | default_val = misc1_val; | |
728 | _pll_misc_chk_default(clk_base, plldss->params, 1, | |
729 | default_val, PLLDSS_MISC1_CFG_WRITE_MASK & | |
730 | (~PLLDSS_MISC1_CFG_EN_SDM)); | |
731 | } | |
732 | ||
733 | /* Enable lock detect */ | |
734 | if (val & PLLDSS_BASE_LOCK_OVERRIDE) { | |
735 | val &= ~PLLDSS_BASE_LOCK_OVERRIDE; | |
736 | writel_relaxed(val, clk_base + | |
737 | plldss->params->base_reg); | |
738 | } | |
739 | ||
740 | val = readl_relaxed(clk_base + plldss->params->ext_misc_reg[0]); | |
741 | val &= ~PLLDSS_MISC0_LOCK_ENABLE; | |
742 | val |= misc0_val & PLLDSS_MISC0_LOCK_ENABLE; | |
743 | writel_relaxed(val, clk_base + plldss->params->ext_misc_reg[0]); | |
744 | udelay(1); | |
745 | ||
746 | return; | |
747 | } | |
748 | ||
749 | /* set IDDQ, enable lock detect, configure SDM/SSC */ | |
750 | val |= PLLDSS_BASE_IDDQ; | |
751 | val &= ~PLLDSS_BASE_LOCK_OVERRIDE; | |
752 | writel_relaxed(val, clk_base + plldss->params->base_reg); | |
753 | ||
754 | /* When using this function for PLLC4 exit here */ | |
755 | if (!plldss->params->ext_misc_reg[1]) { | |
756 | writel_relaxed(misc0_val, clk_base + | |
757 | plldss->params->ext_misc_reg[0]); | |
758 | udelay(1); | |
759 | return; | |
760 | } | |
761 | ||
762 | writel_relaxed(misc0_val, clk_base + | |
763 | plldss->params->ext_misc_reg[0]); | |
764 | /* if SSC used set by 1st enable */ | |
765 | writel_relaxed(misc1_val & (~PLLDSS_MISC1_CFG_EN_SSC), | |
766 | clk_base + plldss->params->ext_misc_reg[1]); | |
767 | writel_relaxed(misc2_val, clk_base + plldss->params->ext_misc_reg[2]); | |
768 | writel_relaxed(misc3_val, clk_base + plldss->params->ext_misc_reg[3]); | |
769 | udelay(1); | |
770 | } | |
771 | ||
fd360e20 | 772 | static void tegra210_plld2_set_defaults(struct tegra_clk_pll *plld2) |
6b301a05 RK |
773 | { |
774 | plldss_defaults("PLL_D2", plld2, PLLD2_MISC0_DEFAULT_VALUE, | |
775 | PLLD2_MISC1_CFG_DEFAULT_VALUE, | |
776 | PLLD2_MISC2_CTRL1_DEFAULT_VALUE, | |
777 | PLLD2_MISC3_CTRL2_DEFAULT_VALUE); | |
778 | } | |
779 | ||
fd360e20 | 780 | static void tegra210_plldp_set_defaults(struct tegra_clk_pll *plldp) |
6b301a05 RK |
781 | { |
782 | plldss_defaults("PLL_DP", plldp, PLLDP_MISC0_DEFAULT_VALUE, | |
783 | PLLDP_MISC1_CFG_DEFAULT_VALUE, | |
784 | PLLDP_MISC2_CTRL1_DEFAULT_VALUE, | |
785 | PLLDP_MISC3_CTRL2_DEFAULT_VALUE); | |
786 | } | |
787 | ||
788 | /* | |
789 | * PLLC4 | |
790 | * Base and misc0 layout is the same as PLLD2/PLLDP, but no SDM/SSC support. | |
791 | * VCO is exposed to the clock tree via fixed 1/3 and 1/5 dividers. | |
792 | */ | |
fd360e20 | 793 | static void tegra210_pllc4_set_defaults(struct tegra_clk_pll *pllc4) |
6b301a05 RK |
794 | { |
795 | plldss_defaults("PLL_C4", pllc4, PLLC4_MISC0_DEFAULT_VALUE, 0, 0, 0); | |
796 | } | |
797 | ||
798 | /* | |
799 | * PLLRE | |
800 | * VCO is exposed to the clock tree directly along with post-divider output | |
801 | */ | |
fd360e20 | 802 | static void tegra210_pllre_set_defaults(struct tegra_clk_pll *pllre) |
6b301a05 RK |
803 | { |
804 | u32 mask; | |
805 | u32 val = readl_relaxed(clk_base + pllre->params->base_reg); | |
806 | ||
807 | pllre->params->defaults_set = true; | |
808 | ||
809 | if (val & PLL_ENABLE) { | |
810 | pr_warn("PLL_RE already enabled. Postponing set full defaults\n"); | |
811 | ||
812 | /* | |
813 | * PLL is ON: check if defaults already set, then set those | |
814 | * that can be updated in flight. | |
815 | */ | |
816 | val &= PLLRE_BASE_DEFAULT_MASK; | |
817 | if (val != PLLRE_BASE_DEFAULT_VALUE) { | |
818 | pr_warn("pllre boot base 0x%x : expected 0x%x\n", | |
819 | val, PLLRE_BASE_DEFAULT_VALUE); | |
820 | pr_warn("(comparison mask = 0x%x)\n", | |
821 | PLLRE_BASE_DEFAULT_MASK); | |
822 | pllre->params->defaults_set = false; | |
823 | } | |
824 | ||
825 | /* Ignore lock enable */ | |
826 | val = PLLRE_MISC0_DEFAULT_VALUE & (~PLLRE_MISC0_IDDQ); | |
827 | mask = PLLRE_MISC0_LOCK_ENABLE | PLLRE_MISC0_LOCK_OVERRIDE; | |
828 | _pll_misc_chk_default(clk_base, pllre->params, 0, val, | |
829 | ~mask & PLLRE_MISC0_WRITE_MASK); | |
830 | ||
831 | /* Enable lock detect */ | |
832 | val = readl_relaxed(clk_base + pllre->params->ext_misc_reg[0]); | |
833 | val &= ~mask; | |
834 | val |= PLLRE_MISC0_DEFAULT_VALUE & mask; | |
835 | writel_relaxed(val, clk_base + pllre->params->ext_misc_reg[0]); | |
836 | udelay(1); | |
837 | ||
838 | return; | |
839 | } | |
840 | ||
841 | /* set IDDQ, enable lock detect */ | |
842 | val &= ~PLLRE_BASE_DEFAULT_MASK; | |
843 | val |= PLLRE_BASE_DEFAULT_VALUE & PLLRE_BASE_DEFAULT_MASK; | |
844 | writel_relaxed(val, clk_base + pllre->params->base_reg); | |
845 | writel_relaxed(PLLRE_MISC0_DEFAULT_VALUE, | |
846 | clk_base + pllre->params->ext_misc_reg[0]); | |
847 | udelay(1); | |
848 | } | |
849 | ||
850 | static void pllx_get_dyn_steps(struct clk_hw *hw, u32 *step_a, u32 *step_b) | |
851 | { | |
852 | unsigned long input_rate; | |
853 | ||
3dad5c5f RK |
854 | /* cf rate */ |
855 | if (!IS_ERR_OR_NULL(hw->clk)) | |
6b301a05 | 856 | input_rate = clk_hw_get_rate(clk_hw_get_parent(hw)); |
3dad5c5f | 857 | else |
6b301a05 | 858 | input_rate = 38400000; |
3dad5c5f RK |
859 | |
860 | input_rate /= tegra_pll_get_fixed_mdiv(hw, input_rate); | |
6b301a05 RK |
861 | |
862 | switch (input_rate) { | |
863 | case 12000000: | |
864 | case 12800000: | |
865 | case 13000000: | |
866 | *step_a = 0x2B; | |
867 | *step_b = 0x0B; | |
868 | return; | |
869 | case 19200000: | |
870 | *step_a = 0x12; | |
871 | *step_b = 0x08; | |
872 | return; | |
873 | case 38400000: | |
874 | *step_a = 0x04; | |
875 | *step_b = 0x05; | |
876 | return; | |
877 | default: | |
878 | pr_err("%s: Unexpected reference rate %lu\n", | |
879 | __func__, input_rate); | |
880 | BUG(); | |
881 | } | |
882 | } | |
883 | ||
884 | static void pllx_check_defaults(struct tegra_clk_pll *pll) | |
885 | { | |
886 | u32 default_val; | |
887 | ||
888 | default_val = PLLX_MISC0_DEFAULT_VALUE; | |
889 | /* ignore lock enable */ | |
890 | _pll_misc_chk_default(clk_base, pll->params, 0, default_val, | |
891 | PLLX_MISC0_WRITE_MASK & (~PLLX_MISC0_LOCK_ENABLE)); | |
892 | ||
893 | default_val = PLLX_MISC1_DEFAULT_VALUE; | |
894 | _pll_misc_chk_default(clk_base, pll->params, 1, default_val, | |
895 | PLLX_MISC1_WRITE_MASK); | |
896 | ||
897 | /* ignore all but control bit */ | |
898 | default_val = PLLX_MISC2_DEFAULT_VALUE; | |
899 | _pll_misc_chk_default(clk_base, pll->params, 2, | |
900 | default_val, PLLX_MISC2_EN_DYNRAMP); | |
901 | ||
902 | default_val = PLLX_MISC3_DEFAULT_VALUE & (~PLLX_MISC3_IDDQ); | |
903 | _pll_misc_chk_default(clk_base, pll->params, 3, default_val, | |
904 | PLLX_MISC3_WRITE_MASK); | |
905 | ||
906 | default_val = PLLX_MISC4_DEFAULT_VALUE; | |
907 | _pll_misc_chk_default(clk_base, pll->params, 4, default_val, | |
908 | PLLX_MISC4_WRITE_MASK); | |
909 | ||
910 | default_val = PLLX_MISC5_DEFAULT_VALUE; | |
911 | _pll_misc_chk_default(clk_base, pll->params, 5, default_val, | |
912 | PLLX_MISC5_WRITE_MASK); | |
913 | } | |
914 | ||
fd360e20 | 915 | static void tegra210_pllx_set_defaults(struct tegra_clk_pll *pllx) |
6b301a05 RK |
916 | { |
917 | u32 val; | |
918 | u32 step_a, step_b; | |
919 | ||
920 | pllx->params->defaults_set = true; | |
921 | ||
922 | /* Get ready dyn ramp state machine settings */ | |
923 | pllx_get_dyn_steps(&pllx->hw, &step_a, &step_b); | |
924 | val = PLLX_MISC2_DEFAULT_VALUE & (~PLLX_MISC2_DYNRAMP_STEPA_MASK) & | |
925 | (~PLLX_MISC2_DYNRAMP_STEPB_MASK); | |
926 | val |= step_a << PLLX_MISC2_DYNRAMP_STEPA_SHIFT; | |
927 | val |= step_b << PLLX_MISC2_DYNRAMP_STEPB_SHIFT; | |
928 | ||
929 | if (readl_relaxed(clk_base + pllx->params->base_reg) & PLL_ENABLE) { | |
6b301a05 RK |
930 | |
931 | /* | |
932 | * PLL is ON: check if defaults already set, then set those | |
933 | * that can be updated in flight. | |
934 | */ | |
935 | pllx_check_defaults(pllx); | |
936 | ||
8dce89a1 PDS |
937 | if (!pllx->params->defaults_set) |
938 | pr_warn("PLL_X already enabled. Postponing set full defaults\n"); | |
6b301a05 RK |
939 | /* Configure dyn ramp, disable lock override */ |
940 | writel_relaxed(val, clk_base + pllx->params->ext_misc_reg[2]); | |
941 | ||
942 | /* Enable lock detect */ | |
943 | val = readl_relaxed(clk_base + pllx->params->ext_misc_reg[0]); | |
944 | val &= ~PLLX_MISC0_LOCK_ENABLE; | |
945 | val |= PLLX_MISC0_DEFAULT_VALUE & PLLX_MISC0_LOCK_ENABLE; | |
946 | writel_relaxed(val, clk_base + pllx->params->ext_misc_reg[0]); | |
947 | udelay(1); | |
948 | ||
949 | return; | |
950 | } | |
951 | ||
952 | /* Enable lock detect and CPU output */ | |
953 | writel_relaxed(PLLX_MISC0_DEFAULT_VALUE, clk_base + | |
954 | pllx->params->ext_misc_reg[0]); | |
955 | ||
956 | /* Setup */ | |
957 | writel_relaxed(PLLX_MISC1_DEFAULT_VALUE, clk_base + | |
958 | pllx->params->ext_misc_reg[1]); | |
959 | ||
960 | /* Configure dyn ramp state machine, disable lock override */ | |
961 | writel_relaxed(val, clk_base + pllx->params->ext_misc_reg[2]); | |
962 | ||
963 | /* Set IDDQ */ | |
964 | writel_relaxed(PLLX_MISC3_DEFAULT_VALUE, clk_base + | |
965 | pllx->params->ext_misc_reg[3]); | |
966 | ||
967 | /* Disable SDM */ | |
968 | writel_relaxed(PLLX_MISC4_DEFAULT_VALUE, clk_base + | |
969 | pllx->params->ext_misc_reg[4]); | |
970 | writel_relaxed(PLLX_MISC5_DEFAULT_VALUE, clk_base + | |
971 | pllx->params->ext_misc_reg[5]); | |
972 | udelay(1); | |
973 | } | |
974 | ||
975 | /* PLLMB */ | |
fd360e20 | 976 | static void tegra210_pllmb_set_defaults(struct tegra_clk_pll *pllmb) |
6b301a05 RK |
977 | { |
978 | u32 mask, val = readl_relaxed(clk_base + pllmb->params->base_reg); | |
979 | ||
980 | pllmb->params->defaults_set = true; | |
981 | ||
982 | if (val & PLL_ENABLE) { | |
6b301a05 RK |
983 | |
984 | /* | |
985 | * PLL is ON: check if defaults already set, then set those | |
986 | * that can be updated in flight. | |
987 | */ | |
474f2ba2 RK |
988 | val = PLLMB_MISC1_DEFAULT_VALUE & (~PLLMB_MISC1_IDDQ); |
989 | mask = PLLMB_MISC1_LOCK_ENABLE | PLLMB_MISC1_LOCK_OVERRIDE; | |
6b301a05 | 990 | _pll_misc_chk_default(clk_base, pllmb->params, 0, val, |
474f2ba2 | 991 | ~mask & PLLMB_MISC1_WRITE_MASK); |
6b301a05 | 992 | |
8dce89a1 PDS |
993 | if (!pllmb->params->defaults_set) |
994 | pr_warn("PLL_MB already enabled. Postponing set full defaults\n"); | |
6b301a05 RK |
995 | /* Enable lock detect */ |
996 | val = readl_relaxed(clk_base + pllmb->params->ext_misc_reg[0]); | |
997 | val &= ~mask; | |
474f2ba2 | 998 | val |= PLLMB_MISC1_DEFAULT_VALUE & mask; |
6b301a05 RK |
999 | writel_relaxed(val, clk_base + pllmb->params->ext_misc_reg[0]); |
1000 | udelay(1); | |
1001 | ||
1002 | return; | |
1003 | } | |
1004 | ||
1005 | /* set IDDQ, enable lock detect */ | |
474f2ba2 | 1006 | writel_relaxed(PLLMB_MISC1_DEFAULT_VALUE, |
6b301a05 RK |
1007 | clk_base + pllmb->params->ext_misc_reg[0]); |
1008 | udelay(1); | |
1009 | } | |
1010 | ||
1011 | /* | |
1012 | * PLLP | |
1013 | * VCO is exposed to the clock tree directly along with post-divider output. | |
1014 | * Both VCO and post-divider output rates are fixed at 408MHz and 204MHz, | |
1015 | * respectively. | |
1016 | */ | |
1017 | static void pllp_check_defaults(struct tegra_clk_pll *pll, bool enabled) | |
1018 | { | |
1019 | u32 val, mask; | |
1020 | ||
1021 | /* Ignore lock enable (will be set), make sure not in IDDQ if enabled */ | |
1022 | val = PLLP_MISC0_DEFAULT_VALUE & (~PLLP_MISC0_IDDQ); | |
1023 | mask = PLLP_MISC0_LOCK_ENABLE | PLLP_MISC0_LOCK_OVERRIDE; | |
1024 | if (!enabled) | |
1025 | mask |= PLLP_MISC0_IDDQ; | |
1026 | _pll_misc_chk_default(clk_base, pll->params, 0, val, | |
1027 | ~mask & PLLP_MISC0_WRITE_MASK); | |
1028 | ||
1029 | /* Ignore branch controls */ | |
1030 | val = PLLP_MISC1_DEFAULT_VALUE; | |
1031 | mask = PLLP_MISC1_HSIO_EN | PLLP_MISC1_XUSB_EN; | |
1032 | _pll_misc_chk_default(clk_base, pll->params, 1, val, | |
1033 | ~mask & PLLP_MISC1_WRITE_MASK); | |
1034 | } | |
1035 | ||
fd360e20 | 1036 | static void tegra210_pllp_set_defaults(struct tegra_clk_pll *pllp) |
6b301a05 RK |
1037 | { |
1038 | u32 mask; | |
1039 | u32 val = readl_relaxed(clk_base + pllp->params->base_reg); | |
1040 | ||
1041 | pllp->params->defaults_set = true; | |
1042 | ||
1043 | if (val & PLL_ENABLE) { | |
6b301a05 RK |
1044 | |
1045 | /* | |
1046 | * PLL is ON: check if defaults already set, then set those | |
1047 | * that can be updated in flight. | |
1048 | */ | |
1049 | pllp_check_defaults(pllp, true); | |
8dce89a1 PDS |
1050 | if (!pllp->params->defaults_set) |
1051 | pr_warn("PLL_P already enabled. Postponing set full defaults\n"); | |
6b301a05 RK |
1052 | |
1053 | /* Enable lock detect */ | |
1054 | val = readl_relaxed(clk_base + pllp->params->ext_misc_reg[0]); | |
1055 | mask = PLLP_MISC0_LOCK_ENABLE | PLLP_MISC0_LOCK_OVERRIDE; | |
1056 | val &= ~mask; | |
1057 | val |= PLLP_MISC0_DEFAULT_VALUE & mask; | |
1058 | writel_relaxed(val, clk_base + pllp->params->ext_misc_reg[0]); | |
1059 | udelay(1); | |
1060 | ||
1061 | return; | |
1062 | } | |
1063 | ||
1064 | /* set IDDQ, enable lock detect */ | |
1065 | writel_relaxed(PLLP_MISC0_DEFAULT_VALUE, | |
1066 | clk_base + pllp->params->ext_misc_reg[0]); | |
1067 | ||
1068 | /* Preserve branch control */ | |
1069 | val = readl_relaxed(clk_base + pllp->params->ext_misc_reg[1]); | |
1070 | mask = PLLP_MISC1_HSIO_EN | PLLP_MISC1_XUSB_EN; | |
1071 | val &= mask; | |
1072 | val |= ~mask & PLLP_MISC1_DEFAULT_VALUE; | |
1073 | writel_relaxed(val, clk_base + pllp->params->ext_misc_reg[1]); | |
1074 | udelay(1); | |
1075 | } | |
1076 | ||
1077 | /* | |
1078 | * PLLU | |
1079 | * VCO is exposed to the clock tree directly along with post-divider output. | |
1080 | * Both VCO and post-divider output rates are fixed at 480MHz and 240MHz, | |
1081 | * respectively. | |
1082 | */ | |
e745f992 PDS |
1083 | static void pllu_check_defaults(struct tegra_clk_pll_params *params, |
1084 | bool hw_control) | |
6b301a05 RK |
1085 | { |
1086 | u32 val, mask; | |
1087 | ||
1088 | /* Ignore lock enable (will be set) and IDDQ if under h/w control */ | |
1089 | val = PLLU_MISC0_DEFAULT_VALUE & (~PLLU_MISC0_IDDQ); | |
1090 | mask = PLLU_MISC0_LOCK_ENABLE | (hw_control ? PLLU_MISC0_IDDQ : 0); | |
e745f992 | 1091 | _pll_misc_chk_default(clk_base, params, 0, val, |
6b301a05 RK |
1092 | ~mask & PLLU_MISC0_WRITE_MASK); |
1093 | ||
1094 | val = PLLU_MISC1_DEFAULT_VALUE; | |
1095 | mask = PLLU_MISC1_LOCK_OVERRIDE; | |
e745f992 | 1096 | _pll_misc_chk_default(clk_base, params, 1, val, |
6b301a05 RK |
1097 | ~mask & PLLU_MISC1_WRITE_MASK); |
1098 | } | |
1099 | ||
e745f992 | 1100 | static void tegra210_pllu_set_defaults(struct tegra_clk_pll_params *pllu) |
6b301a05 | 1101 | { |
e745f992 | 1102 | u32 val = readl_relaxed(clk_base + pllu->base_reg); |
6b301a05 | 1103 | |
e745f992 | 1104 | pllu->defaults_set = true; |
6b301a05 RK |
1105 | |
1106 | if (val & PLL_ENABLE) { | |
6b301a05 RK |
1107 | |
1108 | /* | |
1109 | * PLL is ON: check if defaults already set, then set those | |
1110 | * that can be updated in flight. | |
1111 | */ | |
1112 | pllu_check_defaults(pllu, false); | |
e745f992 | 1113 | if (!pllu->defaults_set) |
8dce89a1 | 1114 | pr_warn("PLL_U already enabled. Postponing set full defaults\n"); |
6b301a05 RK |
1115 | |
1116 | /* Enable lock detect */ | |
e745f992 | 1117 | val = readl_relaxed(clk_base + pllu->ext_misc_reg[0]); |
6b301a05 RK |
1118 | val &= ~PLLU_MISC0_LOCK_ENABLE; |
1119 | val |= PLLU_MISC0_DEFAULT_VALUE & PLLU_MISC0_LOCK_ENABLE; | |
e745f992 | 1120 | writel_relaxed(val, clk_base + pllu->ext_misc_reg[0]); |
6b301a05 | 1121 | |
e745f992 | 1122 | val = readl_relaxed(clk_base + pllu->ext_misc_reg[1]); |
6b301a05 RK |
1123 | val &= ~PLLU_MISC1_LOCK_OVERRIDE; |
1124 | val |= PLLU_MISC1_DEFAULT_VALUE & PLLU_MISC1_LOCK_OVERRIDE; | |
e745f992 | 1125 | writel_relaxed(val, clk_base + pllu->ext_misc_reg[1]); |
6b301a05 RK |
1126 | udelay(1); |
1127 | ||
1128 | return; | |
1129 | } | |
1130 | ||
1131 | /* set IDDQ, enable lock detect */ | |
1132 | writel_relaxed(PLLU_MISC0_DEFAULT_VALUE, | |
e745f992 | 1133 | clk_base + pllu->ext_misc_reg[0]); |
6b301a05 | 1134 | writel_relaxed(PLLU_MISC1_DEFAULT_VALUE, |
e745f992 | 1135 | clk_base + pllu->ext_misc_reg[1]); |
6b301a05 RK |
1136 | udelay(1); |
1137 | } | |
1138 | ||
1139 | #define mask(w) ((1 << (w)) - 1) | |
1140 | #define divm_mask(p) mask(p->params->div_nmp->divm_width) | |
1141 | #define divn_mask(p) mask(p->params->div_nmp->divn_width) | |
1142 | #define divp_mask(p) (p->params->flags & TEGRA_PLLU ? PLLU_POST_DIVP_MASK :\ | |
1143 | mask(p->params->div_nmp->divp_width)) | |
1144 | ||
1145 | #define divm_shift(p) ((p)->params->div_nmp->divm_shift) | |
1146 | #define divn_shift(p) ((p)->params->div_nmp->divn_shift) | |
1147 | #define divp_shift(p) ((p)->params->div_nmp->divp_shift) | |
1148 | ||
1149 | #define divm_mask_shifted(p) (divm_mask(p) << divm_shift(p)) | |
1150 | #define divn_mask_shifted(p) (divn_mask(p) << divn_shift(p)) | |
1151 | #define divp_mask_shifted(p) (divp_mask(p) << divp_shift(p)) | |
1152 | ||
1153 | #define PLL_LOCKDET_DELAY 2 /* Lock detection safety delays */ | |
1154 | static int tegra210_wait_for_mask(struct tegra_clk_pll *pll, | |
1155 | u32 reg, u32 mask) | |
1156 | { | |
1157 | int i; | |
1158 | u32 val = 0; | |
1159 | ||
1160 | for (i = 0; i < pll->params->lock_delay / PLL_LOCKDET_DELAY + 1; i++) { | |
1161 | udelay(PLL_LOCKDET_DELAY); | |
1162 | val = readl_relaxed(clk_base + reg); | |
1163 | if ((val & mask) == mask) { | |
1164 | udelay(PLL_LOCKDET_DELAY); | |
1165 | return 0; | |
1166 | } | |
1167 | } | |
1168 | return -ETIMEDOUT; | |
1169 | } | |
1170 | ||
1171 | static int tegra210_pllx_dyn_ramp(struct tegra_clk_pll *pllx, | |
1172 | struct tegra_clk_pll_freq_table *cfg) | |
1173 | { | |
1174 | u32 val, base, ndiv_new_mask; | |
1175 | ||
1176 | ndiv_new_mask = (divn_mask(pllx) >> pllx->params->div_nmp->divn_shift) | |
1177 | << PLLX_MISC2_NDIV_NEW_SHIFT; | |
1178 | ||
1179 | val = readl_relaxed(clk_base + pllx->params->ext_misc_reg[2]); | |
1180 | val &= (~ndiv_new_mask); | |
1181 | val |= cfg->n << PLLX_MISC2_NDIV_NEW_SHIFT; | |
1182 | writel_relaxed(val, clk_base + pllx->params->ext_misc_reg[2]); | |
1183 | udelay(1); | |
1184 | ||
1185 | val = readl_relaxed(clk_base + pllx->params->ext_misc_reg[2]); | |
1186 | val |= PLLX_MISC2_EN_DYNRAMP; | |
1187 | writel_relaxed(val, clk_base + pllx->params->ext_misc_reg[2]); | |
1188 | udelay(1); | |
1189 | ||
1190 | tegra210_wait_for_mask(pllx, pllx->params->ext_misc_reg[2], | |
1191 | PLLX_MISC2_DYNRAMP_DONE); | |
1192 | ||
1193 | base = readl_relaxed(clk_base + pllx->params->base_reg) & | |
1194 | (~divn_mask_shifted(pllx)); | |
1195 | base |= cfg->n << pllx->params->div_nmp->divn_shift; | |
1196 | writel_relaxed(base, clk_base + pllx->params->base_reg); | |
1197 | udelay(1); | |
1198 | ||
1199 | val &= ~PLLX_MISC2_EN_DYNRAMP; | |
1200 | writel_relaxed(val, clk_base + pllx->params->ext_misc_reg[2]); | |
1201 | udelay(1); | |
1202 | ||
1203 | pr_debug("%s: dynamic ramp to m = %u n = %u p = %u, Fout = %lu kHz\n", | |
1204 | __clk_get_name(pllx->hw.clk), cfg->m, cfg->n, cfg->p, | |
1205 | cfg->input_rate / cfg->m * cfg->n / | |
1206 | pllx->params->pdiv_tohw[cfg->p].pdiv / 1000); | |
1207 | ||
1208 | return 0; | |
1209 | } | |
1210 | ||
1211 | /* | |
1212 | * Common configuration for PLLs with fixed input divider policy: | |
1213 | * - always set fixed M-value based on the reference rate | |
1214 | * - always set P-value value 1:1 for output rates above VCO minimum, and | |
1215 | * choose minimum necessary P-value for output rates below VCO maximum | |
1216 | * - calculate N-value based on selected M and P | |
1217 | * - calculate SDM_DIN fractional part | |
1218 | */ | |
1219 | static int tegra210_pll_fixed_mdiv_cfg(struct clk_hw *hw, | |
1220 | struct tegra_clk_pll_freq_table *cfg, | |
1221 | unsigned long rate, unsigned long input_rate) | |
1222 | { | |
1223 | struct tegra_clk_pll *pll = to_clk_pll(hw); | |
1224 | struct tegra_clk_pll_params *params = pll->params; | |
1225 | int p; | |
1226 | unsigned long cf, p_rate; | |
1227 | u32 pdiv; | |
1228 | ||
1229 | if (!rate) | |
1230 | return -EINVAL; | |
1231 | ||
1232 | if (!(params->flags & TEGRA_PLL_VCO_OUT)) { | |
1233 | p = DIV_ROUND_UP(params->vco_min, rate); | |
1234 | p = params->round_p_to_pdiv(p, &pdiv); | |
1235 | } else { | |
1236 | p = rate >= params->vco_min ? 1 : -EINVAL; | |
1237 | } | |
1238 | ||
287980e4 | 1239 | if (p < 0) |
6b301a05 RK |
1240 | return -EINVAL; |
1241 | ||
1242 | cfg->m = tegra_pll_get_fixed_mdiv(hw, input_rate); | |
1243 | cfg->p = p; | |
1244 | ||
1245 | /* Store P as HW value, as that is what is expected */ | |
1246 | cfg->p = tegra_pll_p_div_to_hw(pll, cfg->p); | |
1247 | ||
1248 | p_rate = rate * p; | |
1249 | if (p_rate > params->vco_max) | |
1250 | p_rate = params->vco_max; | |
1251 | cf = input_rate / cfg->m; | |
1252 | cfg->n = p_rate / cf; | |
1253 | ||
1254 | cfg->sdm_data = 0; | |
ef6ed2b9 | 1255 | cfg->output_rate = input_rate; |
6b301a05 RK |
1256 | if (params->sdm_ctrl_reg) { |
1257 | unsigned long rem = p_rate - cf * cfg->n; | |
1258 | /* If ssc is enabled SDM enabled as well, even for integer n */ | |
1259 | if (rem || params->ssc_ctrl_reg) { | |
1260 | u64 s = rem * PLL_SDM_COEFF; | |
1261 | ||
1262 | do_div(s, cf); | |
1263 | s -= PLL_SDM_COEFF / 2; | |
1264 | cfg->sdm_data = sdin_din_to_data(s); | |
1265 | } | |
ef6ed2b9 PDS |
1266 | cfg->output_rate *= cfg->n * PLL_SDM_COEFF + PLL_SDM_COEFF/2 + |
1267 | sdin_data_to_din(cfg->sdm_data); | |
1268 | cfg->output_rate /= p * cfg->m * PLL_SDM_COEFF; | |
1269 | } else { | |
1270 | cfg->output_rate *= cfg->n; | |
1271 | cfg->output_rate /= p * cfg->m; | |
6b301a05 RK |
1272 | } |
1273 | ||
1274 | cfg->input_rate = input_rate; | |
6b301a05 RK |
1275 | |
1276 | return 0; | |
1277 | } | |
1278 | ||
1279 | /* | |
1280 | * clk_pll_set_gain - set gain to m, n to calculate correct VCO rate | |
1281 | * | |
1282 | * @cfg: struct tegra_clk_pll_freq_table * cfg | |
1283 | * | |
1284 | * For Normal mode: | |
1285 | * Fvco = Fref * NDIV / MDIV | |
1286 | * | |
1287 | * For fractional mode: | |
1288 | * Fvco = Fref * (NDIV + 0.5 + SDM_DIN / PLL_SDM_COEFF) / MDIV | |
1289 | */ | |
1290 | static void tegra210_clk_pll_set_gain(struct tegra_clk_pll_freq_table *cfg) | |
1291 | { | |
1292 | cfg->n = cfg->n * PLL_SDM_COEFF + PLL_SDM_COEFF/2 + | |
1293 | sdin_data_to_din(cfg->sdm_data); | |
1294 | cfg->m *= PLL_SDM_COEFF; | |
1295 | } | |
1296 | ||
fd360e20 JH |
1297 | static unsigned long |
1298 | tegra210_clk_adjust_vco_min(struct tegra_clk_pll_params *params, | |
1299 | unsigned long parent_rate) | |
6b301a05 RK |
1300 | { |
1301 | unsigned long vco_min = params->vco_min; | |
1302 | ||
1303 | params->vco_min += DIV_ROUND_UP(parent_rate, PLL_SDM_COEFF); | |
1304 | vco_min = min(vco_min, params->vco_min); | |
1305 | ||
1306 | return vco_min; | |
1307 | } | |
1308 | ||
1309 | static struct div_nmp pllx_nmp = { | |
1310 | .divm_shift = 0, | |
1311 | .divm_width = 8, | |
1312 | .divn_shift = 8, | |
1313 | .divn_width = 8, | |
1314 | .divp_shift = 20, | |
1315 | .divp_width = 5, | |
1316 | }; | |
1317 | /* | |
1318 | * PLL post divider maps - two types: quasi-linear and exponential | |
1319 | * post divider. | |
1320 | */ | |
1321 | #define PLL_QLIN_PDIV_MAX 16 | |
1322 | static const struct pdiv_map pll_qlin_pdiv_to_hw[] = { | |
1323 | { .pdiv = 1, .hw_val = 0 }, | |
1324 | { .pdiv = 2, .hw_val = 1 }, | |
1325 | { .pdiv = 3, .hw_val = 2 }, | |
1326 | { .pdiv = 4, .hw_val = 3 }, | |
1327 | { .pdiv = 5, .hw_val = 4 }, | |
1328 | { .pdiv = 6, .hw_val = 5 }, | |
1329 | { .pdiv = 8, .hw_val = 6 }, | |
1330 | { .pdiv = 9, .hw_val = 7 }, | |
1331 | { .pdiv = 10, .hw_val = 8 }, | |
1332 | { .pdiv = 12, .hw_val = 9 }, | |
1333 | { .pdiv = 15, .hw_val = 10 }, | |
1334 | { .pdiv = 16, .hw_val = 11 }, | |
1335 | { .pdiv = 18, .hw_val = 12 }, | |
1336 | { .pdiv = 20, .hw_val = 13 }, | |
1337 | { .pdiv = 24, .hw_val = 14 }, | |
1338 | { .pdiv = 30, .hw_val = 15 }, | |
1339 | { .pdiv = 32, .hw_val = 16 }, | |
1340 | }; | |
1341 | ||
1342 | static u32 pll_qlin_p_to_pdiv(u32 p, u32 *pdiv) | |
1343 | { | |
1344 | int i; | |
1345 | ||
1346 | if (p) { | |
1347 | for (i = 0; i <= PLL_QLIN_PDIV_MAX; i++) { | |
1348 | if (p <= pll_qlin_pdiv_to_hw[i].pdiv) { | |
1349 | if (pdiv) | |
1350 | *pdiv = i; | |
1351 | return pll_qlin_pdiv_to_hw[i].pdiv; | |
1352 | } | |
1353 | } | |
1354 | } | |
1355 | ||
1356 | return -EINVAL; | |
1357 | } | |
1358 | ||
1359 | #define PLL_EXPO_PDIV_MAX 7 | |
1360 | static const struct pdiv_map pll_expo_pdiv_to_hw[] = { | |
1361 | { .pdiv = 1, .hw_val = 0 }, | |
1362 | { .pdiv = 2, .hw_val = 1 }, | |
1363 | { .pdiv = 4, .hw_val = 2 }, | |
1364 | { .pdiv = 8, .hw_val = 3 }, | |
1365 | { .pdiv = 16, .hw_val = 4 }, | |
1366 | { .pdiv = 32, .hw_val = 5 }, | |
1367 | { .pdiv = 64, .hw_val = 6 }, | |
1368 | { .pdiv = 128, .hw_val = 7 }, | |
1369 | }; | |
1370 | ||
1371 | static u32 pll_expo_p_to_pdiv(u32 p, u32 *pdiv) | |
1372 | { | |
1373 | if (p) { | |
1374 | u32 i = fls(p); | |
1375 | ||
1376 | if (i == ffs(p)) | |
1377 | i--; | |
1378 | ||
1379 | if (i <= PLL_EXPO_PDIV_MAX) { | |
1380 | if (pdiv) | |
1381 | *pdiv = i; | |
1382 | return 1 << i; | |
1383 | } | |
1384 | } | |
1385 | return -EINVAL; | |
1386 | } | |
1387 | ||
1388 | static struct tegra_clk_pll_freq_table pll_x_freq_table[] = { | |
1389 | /* 1 GHz */ | |
eddb65e7 TR |
1390 | { 12000000, 1000000000, 166, 1, 2, 0 }, /* actual: 996.0 MHz */ |
1391 | { 13000000, 1000000000, 153, 1, 2, 0 }, /* actual: 994.0 MHz */ | |
1392 | { 38400000, 1000000000, 156, 3, 2, 0 }, /* actual: 998.4 MHz */ | |
6b301a05 RK |
1393 | { 0, 0, 0, 0, 0, 0 }, |
1394 | }; | |
1395 | ||
1396 | static struct tegra_clk_pll_params pll_x_params = { | |
1397 | .input_min = 12000000, | |
1398 | .input_max = 800000000, | |
1399 | .cf_min = 12000000, | |
1400 | .cf_max = 38400000, | |
1401 | .vco_min = 1350000000, | |
1402 | .vco_max = 3000000000UL, | |
1403 | .base_reg = PLLX_BASE, | |
1404 | .misc_reg = PLLX_MISC0, | |
1405 | .lock_mask = PLL_BASE_LOCK, | |
1406 | .lock_enable_bit_idx = PLL_MISC_LOCK_ENABLE, | |
1407 | .lock_delay = 300, | |
1408 | .ext_misc_reg[0] = PLLX_MISC0, | |
1409 | .ext_misc_reg[1] = PLLX_MISC1, | |
1410 | .ext_misc_reg[2] = PLLX_MISC2, | |
1411 | .ext_misc_reg[3] = PLLX_MISC3, | |
1412 | .ext_misc_reg[4] = PLLX_MISC4, | |
1413 | .ext_misc_reg[5] = PLLX_MISC5, | |
1414 | .iddq_reg = PLLX_MISC3, | |
1415 | .iddq_bit_idx = PLLXP_IDDQ_BIT, | |
1416 | .max_p = PLL_QLIN_PDIV_MAX, | |
1417 | .mdiv_default = 2, | |
1418 | .dyn_ramp_reg = PLLX_MISC2, | |
1419 | .stepa_shift = 16, | |
1420 | .stepb_shift = 24, | |
1421 | .round_p_to_pdiv = pll_qlin_p_to_pdiv, | |
1422 | .pdiv_tohw = pll_qlin_pdiv_to_hw, | |
1423 | .div_nmp = &pllx_nmp, | |
1424 | .freq_table = pll_x_freq_table, | |
1425 | .flags = TEGRA_PLL_USE_LOCK | TEGRA_PLL_HAS_LOCK_ENABLE, | |
1426 | .dyn_ramp = tegra210_pllx_dyn_ramp, | |
1427 | .set_defaults = tegra210_pllx_set_defaults, | |
1428 | .calc_rate = tegra210_pll_fixed_mdiv_cfg, | |
1429 | }; | |
1430 | ||
1431 | static struct div_nmp pllc_nmp = { | |
1432 | .divm_shift = 0, | |
1433 | .divm_width = 8, | |
1434 | .divn_shift = 10, | |
1435 | .divn_width = 8, | |
1436 | .divp_shift = 20, | |
1437 | .divp_width = 5, | |
1438 | }; | |
1439 | ||
1440 | static struct tegra_clk_pll_freq_table pll_cx_freq_table[] = { | |
eddb65e7 TR |
1441 | { 12000000, 510000000, 85, 1, 2, 0 }, |
1442 | { 13000000, 510000000, 78, 1, 2, 0 }, /* actual: 507.0 MHz */ | |
1443 | { 38400000, 510000000, 79, 3, 2, 0 }, /* actual: 505.6 MHz */ | |
6b301a05 RK |
1444 | { 0, 0, 0, 0, 0, 0 }, |
1445 | }; | |
1446 | ||
1447 | static struct tegra_clk_pll_params pll_c_params = { | |
1448 | .input_min = 12000000, | |
1449 | .input_max = 700000000, | |
1450 | .cf_min = 12000000, | |
1451 | .cf_max = 50000000, | |
1452 | .vco_min = 600000000, | |
1453 | .vco_max = 1200000000, | |
1454 | .base_reg = PLLC_BASE, | |
1455 | .misc_reg = PLLC_MISC0, | |
1456 | .lock_mask = PLL_BASE_LOCK, | |
1457 | .lock_delay = 300, | |
1458 | .iddq_reg = PLLC_MISC1, | |
1459 | .iddq_bit_idx = PLLCX_IDDQ_BIT, | |
1460 | .reset_reg = PLLC_MISC0, | |
1461 | .reset_bit_idx = PLLCX_RESET_BIT, | |
1462 | .max_p = PLL_QLIN_PDIV_MAX, | |
1463 | .ext_misc_reg[0] = PLLC_MISC0, | |
1464 | .ext_misc_reg[1] = PLLC_MISC1, | |
1465 | .ext_misc_reg[2] = PLLC_MISC2, | |
1466 | .ext_misc_reg[3] = PLLC_MISC3, | |
1467 | .round_p_to_pdiv = pll_qlin_p_to_pdiv, | |
1468 | .pdiv_tohw = pll_qlin_pdiv_to_hw, | |
1469 | .mdiv_default = 3, | |
1470 | .div_nmp = &pllc_nmp, | |
1471 | .freq_table = pll_cx_freq_table, | |
14050118 | 1472 | .flags = TEGRA_PLL_USE_LOCK, |
6b301a05 RK |
1473 | .set_defaults = _pllc_set_defaults, |
1474 | .calc_rate = tegra210_pll_fixed_mdiv_cfg, | |
1475 | }; | |
1476 | ||
1477 | static struct div_nmp pllcx_nmp = { | |
1478 | .divm_shift = 0, | |
1479 | .divm_width = 8, | |
1480 | .divn_shift = 10, | |
1481 | .divn_width = 8, | |
1482 | .divp_shift = 20, | |
1483 | .divp_width = 5, | |
1484 | }; | |
1485 | ||
1486 | static struct tegra_clk_pll_params pll_c2_params = { | |
1487 | .input_min = 12000000, | |
1488 | .input_max = 700000000, | |
1489 | .cf_min = 12000000, | |
1490 | .cf_max = 50000000, | |
1491 | .vco_min = 600000000, | |
1492 | .vco_max = 1200000000, | |
1493 | .base_reg = PLLC2_BASE, | |
1494 | .misc_reg = PLLC2_MISC0, | |
1495 | .iddq_reg = PLLC2_MISC1, | |
1496 | .iddq_bit_idx = PLLCX_IDDQ_BIT, | |
1497 | .reset_reg = PLLC2_MISC0, | |
1498 | .reset_bit_idx = PLLCX_RESET_BIT, | |
1499 | .lock_mask = PLLCX_BASE_LOCK, | |
1500 | .lock_delay = 300, | |
1501 | .round_p_to_pdiv = pll_qlin_p_to_pdiv, | |
1502 | .pdiv_tohw = pll_qlin_pdiv_to_hw, | |
1503 | .mdiv_default = 3, | |
1504 | .div_nmp = &pllcx_nmp, | |
1505 | .max_p = PLL_QLIN_PDIV_MAX, | |
1506 | .ext_misc_reg[0] = PLLC2_MISC0, | |
1507 | .ext_misc_reg[1] = PLLC2_MISC1, | |
1508 | .ext_misc_reg[2] = PLLC2_MISC2, | |
1509 | .ext_misc_reg[3] = PLLC2_MISC3, | |
1510 | .freq_table = pll_cx_freq_table, | |
14050118 | 1511 | .flags = TEGRA_PLL_USE_LOCK, |
6b301a05 RK |
1512 | .set_defaults = _pllc2_set_defaults, |
1513 | .calc_rate = tegra210_pll_fixed_mdiv_cfg, | |
1514 | }; | |
1515 | ||
1516 | static struct tegra_clk_pll_params pll_c3_params = { | |
1517 | .input_min = 12000000, | |
1518 | .input_max = 700000000, | |
1519 | .cf_min = 12000000, | |
1520 | .cf_max = 50000000, | |
1521 | .vco_min = 600000000, | |
1522 | .vco_max = 1200000000, | |
1523 | .base_reg = PLLC3_BASE, | |
1524 | .misc_reg = PLLC3_MISC0, | |
1525 | .lock_mask = PLLCX_BASE_LOCK, | |
1526 | .lock_delay = 300, | |
1527 | .iddq_reg = PLLC3_MISC1, | |
1528 | .iddq_bit_idx = PLLCX_IDDQ_BIT, | |
1529 | .reset_reg = PLLC3_MISC0, | |
1530 | .reset_bit_idx = PLLCX_RESET_BIT, | |
1531 | .round_p_to_pdiv = pll_qlin_p_to_pdiv, | |
1532 | .pdiv_tohw = pll_qlin_pdiv_to_hw, | |
1533 | .mdiv_default = 3, | |
1534 | .div_nmp = &pllcx_nmp, | |
1535 | .max_p = PLL_QLIN_PDIV_MAX, | |
1536 | .ext_misc_reg[0] = PLLC3_MISC0, | |
1537 | .ext_misc_reg[1] = PLLC3_MISC1, | |
1538 | .ext_misc_reg[2] = PLLC3_MISC2, | |
1539 | .ext_misc_reg[3] = PLLC3_MISC3, | |
1540 | .freq_table = pll_cx_freq_table, | |
14050118 | 1541 | .flags = TEGRA_PLL_USE_LOCK, |
6b301a05 RK |
1542 | .set_defaults = _pllc3_set_defaults, |
1543 | .calc_rate = tegra210_pll_fixed_mdiv_cfg, | |
1544 | }; | |
1545 | ||
1546 | static struct div_nmp pllss_nmp = { | |
1547 | .divm_shift = 0, | |
1548 | .divm_width = 8, | |
1549 | .divn_shift = 8, | |
1550 | .divn_width = 8, | |
1551 | .divp_shift = 19, | |
1552 | .divp_width = 5, | |
1553 | }; | |
1554 | ||
1555 | static struct tegra_clk_pll_freq_table pll_c4_vco_freq_table[] = { | |
eddb65e7 TR |
1556 | { 12000000, 600000000, 50, 1, 1, 0 }, |
1557 | { 13000000, 600000000, 46, 1, 1, 0 }, /* actual: 598.0 MHz */ | |
1558 | { 38400000, 600000000, 62, 4, 1, 0 }, /* actual: 595.2 MHz */ | |
6b301a05 RK |
1559 | { 0, 0, 0, 0, 0, 0 }, |
1560 | }; | |
1561 | ||
1562 | static const struct clk_div_table pll_vco_post_div_table[] = { | |
1563 | { .val = 0, .div = 1 }, | |
1564 | { .val = 1, .div = 2 }, | |
1565 | { .val = 2, .div = 3 }, | |
1566 | { .val = 3, .div = 4 }, | |
1567 | { .val = 4, .div = 5 }, | |
1568 | { .val = 5, .div = 6 }, | |
1569 | { .val = 6, .div = 8 }, | |
1570 | { .val = 7, .div = 10 }, | |
1571 | { .val = 8, .div = 12 }, | |
1572 | { .val = 9, .div = 16 }, | |
1573 | { .val = 10, .div = 12 }, | |
1574 | { .val = 11, .div = 16 }, | |
1575 | { .val = 12, .div = 20 }, | |
1576 | { .val = 13, .div = 24 }, | |
1577 | { .val = 14, .div = 32 }, | |
1578 | { .val = 0, .div = 0 }, | |
1579 | }; | |
1580 | ||
1581 | static struct tegra_clk_pll_params pll_c4_vco_params = { | |
1582 | .input_min = 9600000, | |
1583 | .input_max = 800000000, | |
1584 | .cf_min = 9600000, | |
1585 | .cf_max = 19200000, | |
1586 | .vco_min = 500000000, | |
1587 | .vco_max = 1080000000, | |
1588 | .base_reg = PLLC4_BASE, | |
1589 | .misc_reg = PLLC4_MISC0, | |
1590 | .lock_mask = PLL_BASE_LOCK, | |
6b301a05 RK |
1591 | .lock_delay = 300, |
1592 | .max_p = PLL_QLIN_PDIV_MAX, | |
1593 | .ext_misc_reg[0] = PLLC4_MISC0, | |
1594 | .iddq_reg = PLLC4_BASE, | |
1595 | .iddq_bit_idx = PLLSS_IDDQ_BIT, | |
1596 | .round_p_to_pdiv = pll_qlin_p_to_pdiv, | |
1597 | .pdiv_tohw = pll_qlin_pdiv_to_hw, | |
1598 | .mdiv_default = 3, | |
1599 | .div_nmp = &pllss_nmp, | |
1600 | .freq_table = pll_c4_vco_freq_table, | |
1601 | .set_defaults = tegra210_pllc4_set_defaults, | |
14050118 | 1602 | .flags = TEGRA_PLL_USE_LOCK | TEGRA_PLL_VCO_OUT, |
6b301a05 RK |
1603 | .calc_rate = tegra210_pll_fixed_mdiv_cfg, |
1604 | }; | |
1605 | ||
1606 | static struct tegra_clk_pll_freq_table pll_m_freq_table[] = { | |
eddb65e7 TR |
1607 | { 12000000, 800000000, 66, 1, 1, 0 }, /* actual: 792.0 MHz */ |
1608 | { 13000000, 800000000, 61, 1, 1, 0 }, /* actual: 793.0 MHz */ | |
1609 | { 38400000, 297600000, 93, 4, 3, 0 }, | |
1610 | { 38400000, 400000000, 125, 4, 3, 0 }, | |
1611 | { 38400000, 532800000, 111, 4, 2, 0 }, | |
1612 | { 38400000, 665600000, 104, 3, 2, 0 }, | |
1613 | { 38400000, 800000000, 125, 3, 2, 0 }, | |
1614 | { 38400000, 931200000, 97, 4, 1, 0 }, | |
1615 | { 38400000, 1065600000, 111, 4, 1, 0 }, | |
1616 | { 38400000, 1200000000, 125, 4, 1, 0 }, | |
1617 | { 38400000, 1331200000, 104, 3, 1, 0 }, | |
1618 | { 38400000, 1459200000, 76, 2, 1, 0 }, | |
1619 | { 38400000, 1600000000, 125, 3, 1, 0 }, | |
6b301a05 RK |
1620 | { 0, 0, 0, 0, 0, 0 }, |
1621 | }; | |
1622 | ||
1623 | static struct div_nmp pllm_nmp = { | |
1624 | .divm_shift = 0, | |
1625 | .divm_width = 8, | |
1626 | .override_divm_shift = 0, | |
1627 | .divn_shift = 8, | |
1628 | .divn_width = 8, | |
1629 | .override_divn_shift = 8, | |
1630 | .divp_shift = 20, | |
1631 | .divp_width = 5, | |
1632 | .override_divp_shift = 27, | |
1633 | }; | |
1634 | ||
1635 | static struct tegra_clk_pll_params pll_m_params = { | |
1636 | .input_min = 9600000, | |
1637 | .input_max = 500000000, | |
1638 | .cf_min = 9600000, | |
1639 | .cf_max = 19200000, | |
1640 | .vco_min = 800000000, | |
1641 | .vco_max = 1866000000, | |
1642 | .base_reg = PLLM_BASE, | |
474f2ba2 | 1643 | .misc_reg = PLLM_MISC2, |
6b301a05 RK |
1644 | .lock_mask = PLL_BASE_LOCK, |
1645 | .lock_enable_bit_idx = PLLM_MISC_LOCK_ENABLE, | |
1646 | .lock_delay = 300, | |
474f2ba2 | 1647 | .iddq_reg = PLLM_MISC2, |
6b301a05 RK |
1648 | .iddq_bit_idx = PLLM_IDDQ_BIT, |
1649 | .max_p = PLL_QLIN_PDIV_MAX, | |
474f2ba2 | 1650 | .ext_misc_reg[0] = PLLM_MISC2, |
d9e65791 | 1651 | .ext_misc_reg[1] = PLLM_MISC1, |
6b301a05 RK |
1652 | .round_p_to_pdiv = pll_qlin_p_to_pdiv, |
1653 | .pdiv_tohw = pll_qlin_pdiv_to_hw, | |
1654 | .div_nmp = &pllm_nmp, | |
1655 | .pmc_divnm_reg = PMC_PLLM_WB0_OVERRIDE, | |
1656 | .pmc_divp_reg = PMC_PLLM_WB0_OVERRIDE_2, | |
1657 | .freq_table = pll_m_freq_table, | |
1658 | .flags = TEGRA_PLL_USE_LOCK | TEGRA_PLL_HAS_LOCK_ENABLE, | |
1659 | .calc_rate = tegra210_pll_fixed_mdiv_cfg, | |
1660 | }; | |
1661 | ||
1662 | static struct tegra_clk_pll_params pll_mb_params = { | |
1663 | .input_min = 9600000, | |
1664 | .input_max = 500000000, | |
1665 | .cf_min = 9600000, | |
1666 | .cf_max = 19200000, | |
1667 | .vco_min = 800000000, | |
1668 | .vco_max = 1866000000, | |
1669 | .base_reg = PLLMB_BASE, | |
474f2ba2 | 1670 | .misc_reg = PLLMB_MISC1, |
6b301a05 | 1671 | .lock_mask = PLL_BASE_LOCK, |
6b301a05 | 1672 | .lock_delay = 300, |
474f2ba2 | 1673 | .iddq_reg = PLLMB_MISC1, |
6b301a05 RK |
1674 | .iddq_bit_idx = PLLMB_IDDQ_BIT, |
1675 | .max_p = PLL_QLIN_PDIV_MAX, | |
474f2ba2 | 1676 | .ext_misc_reg[0] = PLLMB_MISC1, |
6b301a05 RK |
1677 | .round_p_to_pdiv = pll_qlin_p_to_pdiv, |
1678 | .pdiv_tohw = pll_qlin_pdiv_to_hw, | |
1679 | .div_nmp = &pllm_nmp, | |
1680 | .freq_table = pll_m_freq_table, | |
14050118 | 1681 | .flags = TEGRA_PLL_USE_LOCK, |
6b301a05 RK |
1682 | .set_defaults = tegra210_pllmb_set_defaults, |
1683 | .calc_rate = tegra210_pll_fixed_mdiv_cfg, | |
1684 | }; | |
1685 | ||
1686 | ||
1687 | static struct tegra_clk_pll_freq_table pll_e_freq_table[] = { | |
1688 | /* PLLE special case: use cpcon field to store cml divider value */ | |
1689 | { 672000000, 100000000, 125, 42, 0, 13 }, | |
1690 | { 624000000, 100000000, 125, 39, 0, 13 }, | |
1691 | { 336000000, 100000000, 125, 21, 0, 13 }, | |
1692 | { 312000000, 100000000, 200, 26, 0, 14 }, | |
1693 | { 38400000, 100000000, 125, 2, 0, 14 }, | |
1694 | { 12000000, 100000000, 200, 1, 0, 14 }, | |
1695 | { 0, 0, 0, 0, 0, 0 }, | |
1696 | }; | |
1697 | ||
1698 | static struct div_nmp plle_nmp = { | |
1699 | .divm_shift = 0, | |
1700 | .divm_width = 8, | |
1701 | .divn_shift = 8, | |
1702 | .divn_width = 8, | |
1703 | .divp_shift = 24, | |
1704 | .divp_width = 5, | |
1705 | }; | |
1706 | ||
1707 | static struct tegra_clk_pll_params pll_e_params = { | |
1708 | .input_min = 12000000, | |
1709 | .input_max = 800000000, | |
1710 | .cf_min = 12000000, | |
1711 | .cf_max = 38400000, | |
1712 | .vco_min = 1600000000, | |
1713 | .vco_max = 2500000000U, | |
1714 | .base_reg = PLLE_BASE, | |
1715 | .misc_reg = PLLE_MISC0, | |
1716 | .aux_reg = PLLE_AUX, | |
1717 | .lock_mask = PLLE_MISC_LOCK, | |
1718 | .lock_enable_bit_idx = PLLE_MISC_LOCK_ENABLE, | |
1719 | .lock_delay = 300, | |
1720 | .div_nmp = &plle_nmp, | |
1721 | .freq_table = pll_e_freq_table, | |
1722 | .flags = TEGRA_PLL_FIXED | TEGRA_PLL_LOCK_MISC | TEGRA_PLL_USE_LOCK | | |
1723 | TEGRA_PLL_HAS_LOCK_ENABLE, | |
1724 | .fixed_rate = 100000000, | |
1725 | .calc_rate = tegra210_pll_fixed_mdiv_cfg, | |
1726 | }; | |
1727 | ||
1728 | static struct tegra_clk_pll_freq_table pll_re_vco_freq_table[] = { | |
eddb65e7 TR |
1729 | { 12000000, 672000000, 56, 1, 1, 0 }, |
1730 | { 13000000, 672000000, 51, 1, 1, 0 }, /* actual: 663.0 MHz */ | |
1731 | { 38400000, 672000000, 70, 4, 1, 0 }, | |
6b301a05 RK |
1732 | { 0, 0, 0, 0, 0, 0 }, |
1733 | }; | |
1734 | ||
1735 | static struct div_nmp pllre_nmp = { | |
1736 | .divm_shift = 0, | |
1737 | .divm_width = 8, | |
1738 | .divn_shift = 8, | |
1739 | .divn_width = 8, | |
1740 | .divp_shift = 16, | |
1741 | .divp_width = 5, | |
1742 | }; | |
1743 | ||
1744 | static struct tegra_clk_pll_params pll_re_vco_params = { | |
1745 | .input_min = 9600000, | |
1746 | .input_max = 800000000, | |
1747 | .cf_min = 9600000, | |
1748 | .cf_max = 19200000, | |
1749 | .vco_min = 350000000, | |
1750 | .vco_max = 700000000, | |
1751 | .base_reg = PLLRE_BASE, | |
1752 | .misc_reg = PLLRE_MISC0, | |
1753 | .lock_mask = PLLRE_MISC_LOCK, | |
6b301a05 RK |
1754 | .lock_delay = 300, |
1755 | .max_p = PLL_QLIN_PDIV_MAX, | |
1756 | .ext_misc_reg[0] = PLLRE_MISC0, | |
1757 | .iddq_reg = PLLRE_MISC0, | |
1758 | .iddq_bit_idx = PLLRE_IDDQ_BIT, | |
1759 | .round_p_to_pdiv = pll_qlin_p_to_pdiv, | |
1760 | .pdiv_tohw = pll_qlin_pdiv_to_hw, | |
1761 | .div_nmp = &pllre_nmp, | |
1762 | .freq_table = pll_re_vco_freq_table, | |
14050118 | 1763 | .flags = TEGRA_PLL_USE_LOCK | TEGRA_PLL_LOCK_MISC | TEGRA_PLL_VCO_OUT, |
6b301a05 RK |
1764 | .set_defaults = tegra210_pllre_set_defaults, |
1765 | .calc_rate = tegra210_pll_fixed_mdiv_cfg, | |
1766 | }; | |
1767 | ||
1768 | static struct div_nmp pllp_nmp = { | |
1769 | .divm_shift = 0, | |
1770 | .divm_width = 8, | |
1771 | .divn_shift = 10, | |
1772 | .divn_width = 8, | |
1773 | .divp_shift = 20, | |
1774 | .divp_width = 5, | |
1775 | }; | |
1776 | ||
1777 | static struct tegra_clk_pll_freq_table pll_p_freq_table[] = { | |
eddb65e7 TR |
1778 | { 12000000, 408000000, 34, 1, 1, 0 }, |
1779 | { 38400000, 408000000, 85, 8, 1, 0 }, /* cf = 4.8MHz, allowed exception */ | |
6b301a05 RK |
1780 | { 0, 0, 0, 0, 0, 0 }, |
1781 | }; | |
1782 | ||
1783 | static struct tegra_clk_pll_params pll_p_params = { | |
1784 | .input_min = 9600000, | |
1785 | .input_max = 800000000, | |
1786 | .cf_min = 9600000, | |
1787 | .cf_max = 19200000, | |
1788 | .vco_min = 350000000, | |
1789 | .vco_max = 700000000, | |
1790 | .base_reg = PLLP_BASE, | |
1791 | .misc_reg = PLLP_MISC0, | |
1792 | .lock_mask = PLL_BASE_LOCK, | |
6b301a05 RK |
1793 | .lock_delay = 300, |
1794 | .iddq_reg = PLLP_MISC0, | |
1795 | .iddq_bit_idx = PLLXP_IDDQ_BIT, | |
1796 | .ext_misc_reg[0] = PLLP_MISC0, | |
1797 | .ext_misc_reg[1] = PLLP_MISC1, | |
1798 | .div_nmp = &pllp_nmp, | |
1799 | .freq_table = pll_p_freq_table, | |
1800 | .fixed_rate = 408000000, | |
14050118 | 1801 | .flags = TEGRA_PLL_FIXED | TEGRA_PLL_USE_LOCK | TEGRA_PLL_VCO_OUT, |
6b301a05 RK |
1802 | .set_defaults = tegra210_pllp_set_defaults, |
1803 | .calc_rate = tegra210_pll_fixed_mdiv_cfg, | |
1804 | }; | |
1805 | ||
1806 | static struct tegra_clk_pll_params pll_a1_params = { | |
1807 | .input_min = 12000000, | |
1808 | .input_max = 700000000, | |
1809 | .cf_min = 12000000, | |
1810 | .cf_max = 50000000, | |
1811 | .vco_min = 600000000, | |
1812 | .vco_max = 1200000000, | |
1813 | .base_reg = PLLA1_BASE, | |
1814 | .misc_reg = PLLA1_MISC0, | |
1815 | .lock_mask = PLLCX_BASE_LOCK, | |
1816 | .lock_delay = 300, | |
9326947f | 1817 | .iddq_reg = PLLA1_MISC1, |
6b301a05 RK |
1818 | .iddq_bit_idx = PLLCX_IDDQ_BIT, |
1819 | .reset_reg = PLLA1_MISC0, | |
1820 | .reset_bit_idx = PLLCX_RESET_BIT, | |
1821 | .round_p_to_pdiv = pll_qlin_p_to_pdiv, | |
1822 | .pdiv_tohw = pll_qlin_pdiv_to_hw, | |
1823 | .div_nmp = &pllc_nmp, | |
1824 | .ext_misc_reg[0] = PLLA1_MISC0, | |
1825 | .ext_misc_reg[1] = PLLA1_MISC1, | |
1826 | .ext_misc_reg[2] = PLLA1_MISC2, | |
1827 | .ext_misc_reg[3] = PLLA1_MISC3, | |
1828 | .freq_table = pll_cx_freq_table, | |
14050118 | 1829 | .flags = TEGRA_PLL_USE_LOCK, |
6b301a05 RK |
1830 | .set_defaults = _plla1_set_defaults, |
1831 | .calc_rate = tegra210_pll_fixed_mdiv_cfg, | |
1832 | }; | |
1833 | ||
1834 | static struct div_nmp plla_nmp = { | |
1835 | .divm_shift = 0, | |
1836 | .divm_width = 8, | |
1837 | .divn_shift = 8, | |
1838 | .divn_width = 8, | |
1839 | .divp_shift = 20, | |
1840 | .divp_width = 5, | |
1841 | }; | |
1842 | ||
1843 | static struct tegra_clk_pll_freq_table pll_a_freq_table[] = { | |
eddb65e7 TR |
1844 | { 12000000, 282240000, 47, 1, 2, 1, 0xf148 }, /* actual: 282240234 */ |
1845 | { 12000000, 368640000, 61, 1, 2, 1, 0xfe15 }, /* actual: 368640381 */ | |
1846 | { 12000000, 240000000, 60, 1, 3, 1, 0 }, | |
1847 | { 13000000, 282240000, 43, 1, 2, 1, 0xfd7d }, /* actual: 282239807 */ | |
1848 | { 13000000, 368640000, 56, 1, 2, 1, 0x06d8 }, /* actual: 368640137 */ | |
1849 | { 13000000, 240000000, 55, 1, 3, 1, 0 }, /* actual: 238.3 MHz */ | |
1850 | { 38400000, 282240000, 44, 3, 2, 1, 0xf333 }, /* actual: 282239844 */ | |
1851 | { 38400000, 368640000, 57, 3, 2, 1, 0x0333 }, /* actual: 368639844 */ | |
6b301a05 RK |
1852 | { 38400000, 240000000, 75, 3, 3, 1, 0 }, |
1853 | { 0, 0, 0, 0, 0, 0, 0 }, | |
1854 | }; | |
1855 | ||
1856 | static struct tegra_clk_pll_params pll_a_params = { | |
1857 | .input_min = 12000000, | |
1858 | .input_max = 800000000, | |
1859 | .cf_min = 12000000, | |
1860 | .cf_max = 19200000, | |
1861 | .vco_min = 500000000, | |
1862 | .vco_max = 1000000000, | |
1863 | .base_reg = PLLA_BASE, | |
1864 | .misc_reg = PLLA_MISC0, | |
1865 | .lock_mask = PLL_BASE_LOCK, | |
6b301a05 RK |
1866 | .lock_delay = 300, |
1867 | .round_p_to_pdiv = pll_qlin_p_to_pdiv, | |
1868 | .pdiv_tohw = pll_qlin_pdiv_to_hw, | |
1869 | .iddq_reg = PLLA_BASE, | |
1870 | .iddq_bit_idx = PLLA_IDDQ_BIT, | |
1871 | .div_nmp = &plla_nmp, | |
1872 | .sdm_din_reg = PLLA_MISC1, | |
1873 | .sdm_din_mask = PLLA_SDM_DIN_MASK, | |
1874 | .sdm_ctrl_reg = PLLA_MISC2, | |
1875 | .sdm_ctrl_en_mask = PLLA_SDM_EN_MASK, | |
1876 | .ext_misc_reg[0] = PLLA_MISC0, | |
1877 | .ext_misc_reg[1] = PLLA_MISC1, | |
1878 | .ext_misc_reg[2] = PLLA_MISC2, | |
1879 | .freq_table = pll_a_freq_table, | |
14050118 | 1880 | .flags = TEGRA_PLL_USE_LOCK | TEGRA_MDIV_NEW, |
6b301a05 RK |
1881 | .set_defaults = tegra210_plla_set_defaults, |
1882 | .calc_rate = tegra210_pll_fixed_mdiv_cfg, | |
1883 | .set_gain = tegra210_clk_pll_set_gain, | |
1884 | .adjust_vco = tegra210_clk_adjust_vco_min, | |
1885 | }; | |
1886 | ||
1887 | static struct div_nmp plld_nmp = { | |
1888 | .divm_shift = 0, | |
1889 | .divm_width = 8, | |
1890 | .divn_shift = 11, | |
1891 | .divn_width = 8, | |
1892 | .divp_shift = 20, | |
1893 | .divp_width = 3, | |
1894 | }; | |
1895 | ||
1896 | static struct tegra_clk_pll_freq_table pll_d_freq_table[] = { | |
eddb65e7 TR |
1897 | { 12000000, 594000000, 99, 1, 2, 0, 0 }, |
1898 | { 13000000, 594000000, 91, 1, 2, 0, 0xfc4f }, /* actual: 594000183 */ | |
1899 | { 38400000, 594000000, 30, 1, 2, 0, 0x0e00 }, | |
6b301a05 RK |
1900 | { 0, 0, 0, 0, 0, 0, 0 }, |
1901 | }; | |
1902 | ||
1903 | static struct tegra_clk_pll_params pll_d_params = { | |
1904 | .input_min = 12000000, | |
1905 | .input_max = 800000000, | |
1906 | .cf_min = 12000000, | |
1907 | .cf_max = 38400000, | |
1908 | .vco_min = 750000000, | |
1909 | .vco_max = 1500000000, | |
1910 | .base_reg = PLLD_BASE, | |
1911 | .misc_reg = PLLD_MISC0, | |
1912 | .lock_mask = PLL_BASE_LOCK, | |
6b301a05 RK |
1913 | .lock_delay = 1000, |
1914 | .iddq_reg = PLLD_MISC0, | |
1915 | .iddq_bit_idx = PLLD_IDDQ_BIT, | |
1916 | .round_p_to_pdiv = pll_expo_p_to_pdiv, | |
1917 | .pdiv_tohw = pll_expo_pdiv_to_hw, | |
1918 | .div_nmp = &plld_nmp, | |
1919 | .sdm_din_reg = PLLD_MISC0, | |
1920 | .sdm_din_mask = PLLA_SDM_DIN_MASK, | |
1921 | .sdm_ctrl_reg = PLLD_MISC0, | |
1922 | .sdm_ctrl_en_mask = PLLD_SDM_EN_MASK, | |
1923 | .ext_misc_reg[0] = PLLD_MISC0, | |
1924 | .ext_misc_reg[1] = PLLD_MISC1, | |
1925 | .freq_table = pll_d_freq_table, | |
14050118 | 1926 | .flags = TEGRA_PLL_USE_LOCK, |
6b301a05 RK |
1927 | .mdiv_default = 1, |
1928 | .set_defaults = tegra210_plld_set_defaults, | |
1929 | .calc_rate = tegra210_pll_fixed_mdiv_cfg, | |
1930 | .set_gain = tegra210_clk_pll_set_gain, | |
1931 | .adjust_vco = tegra210_clk_adjust_vco_min, | |
1932 | }; | |
1933 | ||
1934 | static struct tegra_clk_pll_freq_table tegra210_pll_d2_freq_table[] = { | |
eddb65e7 TR |
1935 | { 12000000, 594000000, 99, 1, 2, 0, 0xf000 }, |
1936 | { 13000000, 594000000, 91, 1, 2, 0, 0xfc4f }, /* actual: 594000183 */ | |
1937 | { 38400000, 594000000, 30, 1, 2, 0, 0x0e00 }, | |
6b301a05 RK |
1938 | { 0, 0, 0, 0, 0, 0, 0 }, |
1939 | }; | |
1940 | ||
1941 | /* s/w policy, always tegra_pll_ref */ | |
1942 | static struct tegra_clk_pll_params pll_d2_params = { | |
1943 | .input_min = 12000000, | |
1944 | .input_max = 800000000, | |
1945 | .cf_min = 12000000, | |
1946 | .cf_max = 38400000, | |
1947 | .vco_min = 750000000, | |
1948 | .vco_max = 1500000000, | |
1949 | .base_reg = PLLD2_BASE, | |
1950 | .misc_reg = PLLD2_MISC0, | |
1951 | .lock_mask = PLL_BASE_LOCK, | |
6b301a05 RK |
1952 | .lock_delay = 300, |
1953 | .iddq_reg = PLLD2_BASE, | |
1954 | .iddq_bit_idx = PLLSS_IDDQ_BIT, | |
1955 | .sdm_din_reg = PLLD2_MISC3, | |
1956 | .sdm_din_mask = PLLA_SDM_DIN_MASK, | |
1957 | .sdm_ctrl_reg = PLLD2_MISC1, | |
1958 | .sdm_ctrl_en_mask = PLLD2_SDM_EN_MASK, | |
e2f71656 TR |
1959 | /* disable spread-spectrum for pll_d2 */ |
1960 | .ssc_ctrl_reg = 0, | |
1961 | .ssc_ctrl_en_mask = 0, | |
6b301a05 RK |
1962 | .round_p_to_pdiv = pll_qlin_p_to_pdiv, |
1963 | .pdiv_tohw = pll_qlin_pdiv_to_hw, | |
1964 | .div_nmp = &pllss_nmp, | |
1965 | .ext_misc_reg[0] = PLLD2_MISC0, | |
1966 | .ext_misc_reg[1] = PLLD2_MISC1, | |
1967 | .ext_misc_reg[2] = PLLD2_MISC2, | |
1968 | .ext_misc_reg[3] = PLLD2_MISC3, | |
1969 | .max_p = PLL_QLIN_PDIV_MAX, | |
1970 | .mdiv_default = 1, | |
1971 | .freq_table = tegra210_pll_d2_freq_table, | |
1972 | .set_defaults = tegra210_plld2_set_defaults, | |
14050118 | 1973 | .flags = TEGRA_PLL_USE_LOCK, |
6b301a05 RK |
1974 | .calc_rate = tegra210_pll_fixed_mdiv_cfg, |
1975 | .set_gain = tegra210_clk_pll_set_gain, | |
1976 | .adjust_vco = tegra210_clk_adjust_vco_min, | |
1977 | }; | |
1978 | ||
1979 | static struct tegra_clk_pll_freq_table pll_dp_freq_table[] = { | |
eddb65e7 TR |
1980 | { 12000000, 270000000, 90, 1, 4, 0, 0xf000 }, |
1981 | { 13000000, 270000000, 83, 1, 4, 0, 0xf000 }, /* actual: 269.8 MHz */ | |
1982 | { 38400000, 270000000, 28, 1, 4, 0, 0xf400 }, | |
6b301a05 RK |
1983 | { 0, 0, 0, 0, 0, 0, 0 }, |
1984 | }; | |
1985 | ||
1986 | static struct tegra_clk_pll_params pll_dp_params = { | |
1987 | .input_min = 12000000, | |
1988 | .input_max = 800000000, | |
1989 | .cf_min = 12000000, | |
1990 | .cf_max = 38400000, | |
1991 | .vco_min = 750000000, | |
1992 | .vco_max = 1500000000, | |
1993 | .base_reg = PLLDP_BASE, | |
1994 | .misc_reg = PLLDP_MISC, | |
1995 | .lock_mask = PLL_BASE_LOCK, | |
6b301a05 RK |
1996 | .lock_delay = 300, |
1997 | .iddq_reg = PLLDP_BASE, | |
1998 | .iddq_bit_idx = PLLSS_IDDQ_BIT, | |
1999 | .sdm_din_reg = PLLDP_SS_CTRL2, | |
2000 | .sdm_din_mask = PLLA_SDM_DIN_MASK, | |
2001 | .sdm_ctrl_reg = PLLDP_SS_CFG, | |
2002 | .sdm_ctrl_en_mask = PLLDP_SDM_EN_MASK, | |
2003 | .ssc_ctrl_reg = PLLDP_SS_CFG, | |
2004 | .ssc_ctrl_en_mask = PLLDP_SSC_EN_MASK, | |
2005 | .round_p_to_pdiv = pll_qlin_p_to_pdiv, | |
2006 | .pdiv_tohw = pll_qlin_pdiv_to_hw, | |
2007 | .div_nmp = &pllss_nmp, | |
2008 | .ext_misc_reg[0] = PLLDP_MISC, | |
2009 | .ext_misc_reg[1] = PLLDP_SS_CFG, | |
2010 | .ext_misc_reg[2] = PLLDP_SS_CTRL1, | |
2011 | .ext_misc_reg[3] = PLLDP_SS_CTRL2, | |
2012 | .max_p = PLL_QLIN_PDIV_MAX, | |
2013 | .mdiv_default = 1, | |
2014 | .freq_table = pll_dp_freq_table, | |
2015 | .set_defaults = tegra210_plldp_set_defaults, | |
14050118 | 2016 | .flags = TEGRA_PLL_USE_LOCK, |
6b301a05 RK |
2017 | .calc_rate = tegra210_pll_fixed_mdiv_cfg, |
2018 | .set_gain = tegra210_clk_pll_set_gain, | |
2019 | .adjust_vco = tegra210_clk_adjust_vco_min, | |
2020 | }; | |
2021 | ||
2022 | static struct div_nmp pllu_nmp = { | |
2023 | .divm_shift = 0, | |
2024 | .divm_width = 8, | |
2025 | .divn_shift = 8, | |
2026 | .divn_width = 8, | |
2027 | .divp_shift = 16, | |
2028 | .divp_width = 5, | |
2029 | }; | |
2030 | ||
2031 | static struct tegra_clk_pll_freq_table pll_u_freq_table[] = { | |
e745f992 PDS |
2032 | { 12000000, 480000000, 40, 1, 0, 0 }, |
2033 | { 13000000, 480000000, 36, 1, 0, 0 }, /* actual: 468.0 MHz */ | |
2034 | { 38400000, 480000000, 25, 2, 0, 0 }, | |
6b301a05 RK |
2035 | { 0, 0, 0, 0, 0, 0 }, |
2036 | }; | |
2037 | ||
2038 | static struct tegra_clk_pll_params pll_u_vco_params = { | |
2039 | .input_min = 9600000, | |
2040 | .input_max = 800000000, | |
2041 | .cf_min = 9600000, | |
2042 | .cf_max = 19200000, | |
2043 | .vco_min = 350000000, | |
2044 | .vco_max = 700000000, | |
2045 | .base_reg = PLLU_BASE, | |
2046 | .misc_reg = PLLU_MISC0, | |
2047 | .lock_mask = PLL_BASE_LOCK, | |
6b301a05 RK |
2048 | .lock_delay = 1000, |
2049 | .iddq_reg = PLLU_MISC0, | |
2050 | .iddq_bit_idx = PLLU_IDDQ_BIT, | |
2051 | .ext_misc_reg[0] = PLLU_MISC0, | |
2052 | .ext_misc_reg[1] = PLLU_MISC1, | |
2053 | .round_p_to_pdiv = pll_qlin_p_to_pdiv, | |
2054 | .pdiv_tohw = pll_qlin_pdiv_to_hw, | |
2055 | .div_nmp = &pllu_nmp, | |
2056 | .freq_table = pll_u_freq_table, | |
14050118 | 2057 | .flags = TEGRA_PLLU | TEGRA_PLL_USE_LOCK | TEGRA_PLL_VCO_OUT, |
e745f992 PDS |
2058 | }; |
2059 | ||
2060 | struct utmi_clk_param { | |
2061 | /* Oscillator Frequency in KHz */ | |
2062 | u32 osc_frequency; | |
2063 | /* UTMIP PLL Enable Delay Count */ | |
2064 | u8 enable_delay_count; | |
2065 | /* UTMIP PLL Stable count */ | |
2066 | u16 stable_count; | |
2067 | /* UTMIP PLL Active delay count */ | |
2068 | u8 active_delay_count; | |
2069 | /* UTMIP PLL Xtal frequency count */ | |
2070 | u16 xtal_freq_count; | |
2071 | }; | |
2072 | ||
2073 | static const struct utmi_clk_param utmi_parameters[] = { | |
2074 | { | |
2075 | .osc_frequency = 38400000, .enable_delay_count = 0x0, | |
2076 | .stable_count = 0x0, .active_delay_count = 0x6, | |
2077 | .xtal_freq_count = 0x80 | |
2078 | }, { | |
2079 | .osc_frequency = 13000000, .enable_delay_count = 0x02, | |
2080 | .stable_count = 0x33, .active_delay_count = 0x05, | |
2081 | .xtal_freq_count = 0x7f | |
2082 | }, { | |
2083 | .osc_frequency = 19200000, .enable_delay_count = 0x03, | |
2084 | .stable_count = 0x4b, .active_delay_count = 0x06, | |
2085 | .xtal_freq_count = 0xbb | |
2086 | }, { | |
2087 | .osc_frequency = 12000000, .enable_delay_count = 0x02, | |
2088 | .stable_count = 0x2f, .active_delay_count = 0x08, | |
2089 | .xtal_freq_count = 0x76 | |
2090 | }, { | |
2091 | .osc_frequency = 26000000, .enable_delay_count = 0x04, | |
2092 | .stable_count = 0x66, .active_delay_count = 0x09, | |
2093 | .xtal_freq_count = 0xfe | |
2094 | }, { | |
2095 | .osc_frequency = 16800000, .enable_delay_count = 0x03, | |
2096 | .stable_count = 0x41, .active_delay_count = 0x0a, | |
2097 | .xtal_freq_count = 0xa4 | |
2098 | }, | |
6b301a05 RK |
2099 | }; |
2100 | ||
6b301a05 RK |
2101 | static struct tegra_clk tegra210_clks[tegra_clk_max] __initdata = { |
2102 | [tegra_clk_ispb] = { .dt_id = TEGRA210_CLK_ISPB, .present = true }, | |
2103 | [tegra_clk_rtc] = { .dt_id = TEGRA210_CLK_RTC, .present = true }, | |
2104 | [tegra_clk_timer] = { .dt_id = TEGRA210_CLK_TIMER, .present = true }, | |
2105 | [tegra_clk_uarta_8] = { .dt_id = TEGRA210_CLK_UARTA, .present = true }, | |
2106 | [tegra_clk_sdmmc2_9] = { .dt_id = TEGRA210_CLK_SDMMC2, .present = true }, | |
2107 | [tegra_clk_i2s1] = { .dt_id = TEGRA210_CLK_I2S1, .present = true }, | |
2108 | [tegra_clk_i2c1] = { .dt_id = TEGRA210_CLK_I2C1, .present = true }, | |
2109 | [tegra_clk_sdmmc1_9] = { .dt_id = TEGRA210_CLK_SDMMC1, .present = true }, | |
2110 | [tegra_clk_sdmmc4_9] = { .dt_id = TEGRA210_CLK_SDMMC4, .present = true }, | |
2111 | [tegra_clk_pwm] = { .dt_id = TEGRA210_CLK_PWM, .present = true }, | |
2112 | [tegra_clk_i2s2] = { .dt_id = TEGRA210_CLK_I2S2, .present = true }, | |
2113 | [tegra_clk_usbd] = { .dt_id = TEGRA210_CLK_USBD, .present = true }, | |
2114 | [tegra_clk_isp_9] = { .dt_id = TEGRA210_CLK_ISP, .present = true }, | |
2115 | [tegra_clk_disp2_8] = { .dt_id = TEGRA210_CLK_DISP2, .present = true }, | |
2116 | [tegra_clk_disp1_8] = { .dt_id = TEGRA210_CLK_DISP1, .present = true }, | |
2117 | [tegra_clk_host1x_9] = { .dt_id = TEGRA210_CLK_HOST1X, .present = true }, | |
2118 | [tegra_clk_i2s0] = { .dt_id = TEGRA210_CLK_I2S0, .present = true }, | |
2119 | [tegra_clk_apbdma] = { .dt_id = TEGRA210_CLK_APBDMA, .present = true }, | |
2120 | [tegra_clk_kfuse] = { .dt_id = TEGRA210_CLK_KFUSE, .present = true }, | |
2121 | [tegra_clk_sbc1_9] = { .dt_id = TEGRA210_CLK_SBC1, .present = true }, | |
2122 | [tegra_clk_sbc2_9] = { .dt_id = TEGRA210_CLK_SBC2, .present = true }, | |
2123 | [tegra_clk_sbc3_9] = { .dt_id = TEGRA210_CLK_SBC3, .present = true }, | |
2124 | [tegra_clk_i2c5] = { .dt_id = TEGRA210_CLK_I2C5, .present = true }, | |
2125 | [tegra_clk_csi] = { .dt_id = TEGRA210_CLK_CSI, .present = true }, | |
2126 | [tegra_clk_i2c2] = { .dt_id = TEGRA210_CLK_I2C2, .present = true }, | |
2127 | [tegra_clk_uartc_8] = { .dt_id = TEGRA210_CLK_UARTC, .present = true }, | |
2128 | [tegra_clk_mipi_cal] = { .dt_id = TEGRA210_CLK_MIPI_CAL, .present = true }, | |
2129 | [tegra_clk_emc] = { .dt_id = TEGRA210_CLK_EMC, .present = true }, | |
2130 | [tegra_clk_usb2] = { .dt_id = TEGRA210_CLK_USB2, .present = true }, | |
2131 | [tegra_clk_bsev] = { .dt_id = TEGRA210_CLK_BSEV, .present = true }, | |
2132 | [tegra_clk_uartd_8] = { .dt_id = TEGRA210_CLK_UARTD, .present = true }, | |
2133 | [tegra_clk_i2c3] = { .dt_id = TEGRA210_CLK_I2C3, .present = true }, | |
2134 | [tegra_clk_sbc4_9] = { .dt_id = TEGRA210_CLK_SBC4, .present = true }, | |
2135 | [tegra_clk_sdmmc3_9] = { .dt_id = TEGRA210_CLK_SDMMC3, .present = true }, | |
2136 | [tegra_clk_pcie] = { .dt_id = TEGRA210_CLK_PCIE, .present = true }, | |
2137 | [tegra_clk_owr_8] = { .dt_id = TEGRA210_CLK_OWR, .present = true }, | |
2138 | [tegra_clk_afi] = { .dt_id = TEGRA210_CLK_AFI, .present = true }, | |
2139 | [tegra_clk_csite_8] = { .dt_id = TEGRA210_CLK_CSITE, .present = true }, | |
2140 | [tegra_clk_soc_therm_8] = { .dt_id = TEGRA210_CLK_SOC_THERM, .present = true }, | |
2141 | [tegra_clk_dtv] = { .dt_id = TEGRA210_CLK_DTV, .present = true }, | |
2142 | [tegra_clk_i2cslow] = { .dt_id = TEGRA210_CLK_I2CSLOW, .present = true }, | |
2143 | [tegra_clk_tsec_8] = { .dt_id = TEGRA210_CLK_TSEC, .present = true }, | |
2144 | [tegra_clk_xusb_host] = { .dt_id = TEGRA210_CLK_XUSB_HOST, .present = true }, | |
2145 | [tegra_clk_csus] = { .dt_id = TEGRA210_CLK_CSUS, .present = true }, | |
2146 | [tegra_clk_mselect] = { .dt_id = TEGRA210_CLK_MSELECT, .present = true }, | |
2147 | [tegra_clk_tsensor] = { .dt_id = TEGRA210_CLK_TSENSOR, .present = true }, | |
2148 | [tegra_clk_i2s3] = { .dt_id = TEGRA210_CLK_I2S3, .present = true }, | |
2149 | [tegra_clk_i2s4] = { .dt_id = TEGRA210_CLK_I2S4, .present = true }, | |
2150 | [tegra_clk_i2c4] = { .dt_id = TEGRA210_CLK_I2C4, .present = true }, | |
2151 | [tegra_clk_d_audio] = { .dt_id = TEGRA210_CLK_D_AUDIO, .present = true }, | |
2152 | [tegra_clk_hda2codec_2x_8] = { .dt_id = TEGRA210_CLK_HDA2CODEC_2X, .present = true }, | |
2153 | [tegra_clk_spdif_2x] = { .dt_id = TEGRA210_CLK_SPDIF_2X, .present = true }, | |
2154 | [tegra_clk_actmon] = { .dt_id = TEGRA210_CLK_ACTMON, .present = true }, | |
2155 | [tegra_clk_extern1] = { .dt_id = TEGRA210_CLK_EXTERN1, .present = true }, | |
2156 | [tegra_clk_extern2] = { .dt_id = TEGRA210_CLK_EXTERN2, .present = true }, | |
2157 | [tegra_clk_extern3] = { .dt_id = TEGRA210_CLK_EXTERN3, .present = true }, | |
2158 | [tegra_clk_sata_oob_8] = { .dt_id = TEGRA210_CLK_SATA_OOB, .present = true }, | |
2159 | [tegra_clk_sata_8] = { .dt_id = TEGRA210_CLK_SATA, .present = true }, | |
2160 | [tegra_clk_hda_8] = { .dt_id = TEGRA210_CLK_HDA, .present = true }, | |
2161 | [tegra_clk_hda2hdmi] = { .dt_id = TEGRA210_CLK_HDA2HDMI, .present = true }, | |
2162 | [tegra_clk_cilab] = { .dt_id = TEGRA210_CLK_CILAB, .present = true }, | |
2163 | [tegra_clk_cilcd] = { .dt_id = TEGRA210_CLK_CILCD, .present = true }, | |
2164 | [tegra_clk_cile] = { .dt_id = TEGRA210_CLK_CILE, .present = true }, | |
2165 | [tegra_clk_dsialp] = { .dt_id = TEGRA210_CLK_DSIALP, .present = true }, | |
2166 | [tegra_clk_dsiblp] = { .dt_id = TEGRA210_CLK_DSIBLP, .present = true }, | |
2167 | [tegra_clk_entropy_8] = { .dt_id = TEGRA210_CLK_ENTROPY, .present = true }, | |
2168 | [tegra_clk_xusb_ss] = { .dt_id = TEGRA210_CLK_XUSB_SS, .present = true }, | |
2169 | [tegra_clk_i2c6] = { .dt_id = TEGRA210_CLK_I2C6, .present = true }, | |
2170 | [tegra_clk_vim2_clk] = { .dt_id = TEGRA210_CLK_VIM2_CLK, .present = true }, | |
2171 | [tegra_clk_clk72Mhz_8] = { .dt_id = TEGRA210_CLK_CLK72MHZ, .present = true }, | |
2172 | [tegra_clk_vic03_8] = { .dt_id = TEGRA210_CLK_VIC03, .present = true }, | |
2173 | [tegra_clk_dpaux] = { .dt_id = TEGRA210_CLK_DPAUX, .present = true }, | |
98c4b366 | 2174 | [tegra_clk_dpaux1] = { .dt_id = TEGRA210_CLK_DPAUX1, .present = true }, |
6b301a05 RK |
2175 | [tegra_clk_sor0] = { .dt_id = TEGRA210_CLK_SOR0, .present = true }, |
2176 | [tegra_clk_sor0_lvds] = { .dt_id = TEGRA210_CLK_SOR0_LVDS, .present = true }, | |
e452b818 TR |
2177 | [tegra_clk_sor1] = { .dt_id = TEGRA210_CLK_SOR1, .present = true }, |
2178 | [tegra_clk_sor1_src] = { .dt_id = TEGRA210_CLK_SOR1_SRC, .present = true }, | |
6b301a05 RK |
2179 | [tegra_clk_gpu] = { .dt_id = TEGRA210_CLK_GPU, .present = true }, |
2180 | [tegra_clk_pll_g_ref] = { .dt_id = TEGRA210_CLK_PLL_G_REF, .present = true, }, | |
2181 | [tegra_clk_uartb_8] = { .dt_id = TEGRA210_CLK_UARTB, .present = true }, | |
2182 | [tegra_clk_vfir] = { .dt_id = TEGRA210_CLK_VFIR, .present = true }, | |
2183 | [tegra_clk_spdif_in_8] = { .dt_id = TEGRA210_CLK_SPDIF_IN, .present = true }, | |
2184 | [tegra_clk_spdif_out] = { .dt_id = TEGRA210_CLK_SPDIF_OUT, .present = true }, | |
2185 | [tegra_clk_vi_10] = { .dt_id = TEGRA210_CLK_VI, .present = true }, | |
2186 | [tegra_clk_vi_sensor_8] = { .dt_id = TEGRA210_CLK_VI_SENSOR, .present = true }, | |
2187 | [tegra_clk_fuse] = { .dt_id = TEGRA210_CLK_FUSE, .present = true }, | |
2188 | [tegra_clk_fuse_burn] = { .dt_id = TEGRA210_CLK_FUSE_BURN, .present = true }, | |
2189 | [tegra_clk_clk_32k] = { .dt_id = TEGRA210_CLK_CLK_32K, .present = true }, | |
2190 | [tegra_clk_clk_m] = { .dt_id = TEGRA210_CLK_CLK_M, .present = true }, | |
2191 | [tegra_clk_clk_m_div2] = { .dt_id = TEGRA210_CLK_CLK_M_DIV2, .present = true }, | |
2192 | [tegra_clk_clk_m_div4] = { .dt_id = TEGRA210_CLK_CLK_M_DIV4, .present = true }, | |
2193 | [tegra_clk_pll_ref] = { .dt_id = TEGRA210_CLK_PLL_REF, .present = true }, | |
2194 | [tegra_clk_pll_c] = { .dt_id = TEGRA210_CLK_PLL_C, .present = true }, | |
2195 | [tegra_clk_pll_c_out1] = { .dt_id = TEGRA210_CLK_PLL_C_OUT1, .present = true }, | |
2196 | [tegra_clk_pll_c2] = { .dt_id = TEGRA210_CLK_PLL_C2, .present = true }, | |
2197 | [tegra_clk_pll_c3] = { .dt_id = TEGRA210_CLK_PLL_C3, .present = true }, | |
2198 | [tegra_clk_pll_m] = { .dt_id = TEGRA210_CLK_PLL_M, .present = true }, | |
6b301a05 RK |
2199 | [tegra_clk_pll_p] = { .dt_id = TEGRA210_CLK_PLL_P, .present = true }, |
2200 | [tegra_clk_pll_p_out1] = { .dt_id = TEGRA210_CLK_PLL_P_OUT1, .present = true }, | |
2201 | [tegra_clk_pll_p_out3] = { .dt_id = TEGRA210_CLK_PLL_P_OUT3, .present = true }, | |
2202 | [tegra_clk_pll_p_out4_cpu] = { .dt_id = TEGRA210_CLK_PLL_P_OUT4, .present = true }, | |
2203 | [tegra_clk_pll_p_out_hsio] = { .dt_id = TEGRA210_CLK_PLL_P_OUT_HSIO, .present = true }, | |
2204 | [tegra_clk_pll_p_out_xusb] = { .dt_id = TEGRA210_CLK_PLL_P_OUT_XUSB, .present = true }, | |
2205 | [tegra_clk_pll_p_out_cpu] = { .dt_id = TEGRA210_CLK_PLL_P_OUT_CPU, .present = true }, | |
2206 | [tegra_clk_pll_p_out_adsp] = { .dt_id = TEGRA210_CLK_PLL_P_OUT_ADSP, .present = true }, | |
2207 | [tegra_clk_pll_a] = { .dt_id = TEGRA210_CLK_PLL_A, .present = true }, | |
2208 | [tegra_clk_pll_a_out0] = { .dt_id = TEGRA210_CLK_PLL_A_OUT0, .present = true }, | |
2209 | [tegra_clk_pll_d] = { .dt_id = TEGRA210_CLK_PLL_D, .present = true }, | |
2210 | [tegra_clk_pll_d_out0] = { .dt_id = TEGRA210_CLK_PLL_D_OUT0, .present = true }, | |
2211 | [tegra_clk_pll_d2] = { .dt_id = TEGRA210_CLK_PLL_D2, .present = true }, | |
2212 | [tegra_clk_pll_d2_out0] = { .dt_id = TEGRA210_CLK_PLL_D2_OUT0, .present = true }, | |
2213 | [tegra_clk_pll_u] = { .dt_id = TEGRA210_CLK_PLL_U, .present = true }, | |
2214 | [tegra_clk_pll_u_out] = { .dt_id = TEGRA210_CLK_PLL_U_OUT, .present = true }, | |
2215 | [tegra_clk_pll_u_out1] = { .dt_id = TEGRA210_CLK_PLL_U_OUT1, .present = true }, | |
2216 | [tegra_clk_pll_u_out2] = { .dt_id = TEGRA210_CLK_PLL_U_OUT2, .present = true }, | |
2217 | [tegra_clk_pll_u_480m] = { .dt_id = TEGRA210_CLK_PLL_U_480M, .present = true }, | |
2218 | [tegra_clk_pll_u_60m] = { .dt_id = TEGRA210_CLK_PLL_U_60M, .present = true }, | |
2219 | [tegra_clk_pll_u_48m] = { .dt_id = TEGRA210_CLK_PLL_U_48M, .present = true }, | |
2220 | [tegra_clk_pll_x] = { .dt_id = TEGRA210_CLK_PLL_X, .present = true }, | |
2221 | [tegra_clk_pll_x_out0] = { .dt_id = TEGRA210_CLK_PLL_X_OUT0, .present = true }, | |
2222 | [tegra_clk_pll_re_vco] = { .dt_id = TEGRA210_CLK_PLL_RE_VCO, .present = true }, | |
2223 | [tegra_clk_pll_re_out] = { .dt_id = TEGRA210_CLK_PLL_RE_OUT, .present = true }, | |
2224 | [tegra_clk_spdif_in_sync] = { .dt_id = TEGRA210_CLK_SPDIF_IN_SYNC, .present = true }, | |
2225 | [tegra_clk_i2s0_sync] = { .dt_id = TEGRA210_CLK_I2S0_SYNC, .present = true }, | |
2226 | [tegra_clk_i2s1_sync] = { .dt_id = TEGRA210_CLK_I2S1_SYNC, .present = true }, | |
2227 | [tegra_clk_i2s2_sync] = { .dt_id = TEGRA210_CLK_I2S2_SYNC, .present = true }, | |
2228 | [tegra_clk_i2s3_sync] = { .dt_id = TEGRA210_CLK_I2S3_SYNC, .present = true }, | |
2229 | [tegra_clk_i2s4_sync] = { .dt_id = TEGRA210_CLK_I2S4_SYNC, .present = true }, | |
2230 | [tegra_clk_vimclk_sync] = { .dt_id = TEGRA210_CLK_VIMCLK_SYNC, .present = true }, | |
2231 | [tegra_clk_audio0] = { .dt_id = TEGRA210_CLK_AUDIO0, .present = true }, | |
2232 | [tegra_clk_audio1] = { .dt_id = TEGRA210_CLK_AUDIO1, .present = true }, | |
2233 | [tegra_clk_audio2] = { .dt_id = TEGRA210_CLK_AUDIO2, .present = true }, | |
2234 | [tegra_clk_audio3] = { .dt_id = TEGRA210_CLK_AUDIO3, .present = true }, | |
2235 | [tegra_clk_audio4] = { .dt_id = TEGRA210_CLK_AUDIO4, .present = true }, | |
2236 | [tegra_clk_spdif] = { .dt_id = TEGRA210_CLK_SPDIF, .present = true }, | |
2237 | [tegra_clk_clk_out_1] = { .dt_id = TEGRA210_CLK_CLK_OUT_1, .present = true }, | |
2238 | [tegra_clk_clk_out_2] = { .dt_id = TEGRA210_CLK_CLK_OUT_2, .present = true }, | |
2239 | [tegra_clk_clk_out_3] = { .dt_id = TEGRA210_CLK_CLK_OUT_3, .present = true }, | |
2240 | [tegra_clk_blink] = { .dt_id = TEGRA210_CLK_BLINK, .present = true }, | |
2241 | [tegra_clk_xusb_gate] = { .dt_id = TEGRA210_CLK_XUSB_GATE, .present = true }, | |
2242 | [tegra_clk_xusb_host_src_8] = { .dt_id = TEGRA210_CLK_XUSB_HOST_SRC, .present = true }, | |
2243 | [tegra_clk_xusb_falcon_src_8] = { .dt_id = TEGRA210_CLK_XUSB_FALCON_SRC, .present = true }, | |
2244 | [tegra_clk_xusb_fs_src] = { .dt_id = TEGRA210_CLK_XUSB_FS_SRC, .present = true }, | |
2245 | [tegra_clk_xusb_ss_src_8] = { .dt_id = TEGRA210_CLK_XUSB_SS_SRC, .present = true }, | |
2246 | [tegra_clk_xusb_ss_div2] = { .dt_id = TEGRA210_CLK_XUSB_SS_DIV2, .present = true }, | |
2247 | [tegra_clk_xusb_dev_src_8] = { .dt_id = TEGRA210_CLK_XUSB_DEV_SRC, .present = true }, | |
2248 | [tegra_clk_xusb_dev] = { .dt_id = TEGRA210_CLK_XUSB_DEV, .present = true }, | |
2249 | [tegra_clk_xusb_hs_src_4] = { .dt_id = TEGRA210_CLK_XUSB_HS_SRC, .present = true }, | |
2250 | [tegra_clk_xusb_ssp_src] = { .dt_id = TEGRA210_CLK_XUSB_SSP_SRC, .present = true }, | |
2251 | [tegra_clk_usb2_hsic_trk] = { .dt_id = TEGRA210_CLK_USB2_HSIC_TRK, .present = true }, | |
2252 | [tegra_clk_hsic_trk] = { .dt_id = TEGRA210_CLK_HSIC_TRK, .present = true }, | |
2253 | [tegra_clk_usb2_trk] = { .dt_id = TEGRA210_CLK_USB2_TRK, .present = true }, | |
2254 | [tegra_clk_sclk] = { .dt_id = TEGRA210_CLK_SCLK, .present = true }, | |
2255 | [tegra_clk_sclk_mux] = { .dt_id = TEGRA210_CLK_SCLK_MUX, .present = true }, | |
2256 | [tegra_clk_hclk] = { .dt_id = TEGRA210_CLK_HCLK, .present = true }, | |
2257 | [tegra_clk_pclk] = { .dt_id = TEGRA210_CLK_PCLK, .present = true }, | |
2258 | [tegra_clk_cclk_g] = { .dt_id = TEGRA210_CLK_CCLK_G, .present = true }, | |
2259 | [tegra_clk_cclk_lp] = { .dt_id = TEGRA210_CLK_CCLK_LP, .present = true }, | |
2260 | [tegra_clk_dfll_ref] = { .dt_id = TEGRA210_CLK_DFLL_REF, .present = true }, | |
2261 | [tegra_clk_dfll_soc] = { .dt_id = TEGRA210_CLK_DFLL_SOC, .present = true }, | |
2262 | [tegra_clk_vi_sensor2_8] = { .dt_id = TEGRA210_CLK_VI_SENSOR2, .present = true }, | |
2263 | [tegra_clk_pll_p_out5] = { .dt_id = TEGRA210_CLK_PLL_P_OUT5, .present = true }, | |
2264 | [tegra_clk_pll_c4] = { .dt_id = TEGRA210_CLK_PLL_C4, .present = true }, | |
2265 | [tegra_clk_pll_dp] = { .dt_id = TEGRA210_CLK_PLL_DP, .present = true }, | |
2266 | [tegra_clk_audio0_mux] = { .dt_id = TEGRA210_CLK_AUDIO0_MUX, .present = true }, | |
2267 | [tegra_clk_audio1_mux] = { .dt_id = TEGRA210_CLK_AUDIO1_MUX, .present = true }, | |
2268 | [tegra_clk_audio2_mux] = { .dt_id = TEGRA210_CLK_AUDIO2_MUX, .present = true }, | |
2269 | [tegra_clk_audio3_mux] = { .dt_id = TEGRA210_CLK_AUDIO3_MUX, .present = true }, | |
2270 | [tegra_clk_audio4_mux] = { .dt_id = TEGRA210_CLK_AUDIO4_MUX, .present = true }, | |
2271 | [tegra_clk_spdif_mux] = { .dt_id = TEGRA210_CLK_SPDIF_MUX, .present = true }, | |
2272 | [tegra_clk_clk_out_1_mux] = { .dt_id = TEGRA210_CLK_CLK_OUT_1_MUX, .present = true }, | |
2273 | [tegra_clk_clk_out_2_mux] = { .dt_id = TEGRA210_CLK_CLK_OUT_2_MUX, .present = true }, | |
2274 | [tegra_clk_clk_out_3_mux] = { .dt_id = TEGRA210_CLK_CLK_OUT_3_MUX, .present = true }, | |
2275 | [tegra_clk_maud] = { .dt_id = TEGRA210_CLK_MAUD, .present = true }, | |
2276 | [tegra_clk_mipibif] = { .dt_id = TEGRA210_CLK_MIPIBIF, .present = true }, | |
2277 | [tegra_clk_qspi] = { .dt_id = TEGRA210_CLK_QSPI, .present = true }, | |
2278 | [tegra_clk_sdmmc_legacy] = { .dt_id = TEGRA210_CLK_SDMMC_LEGACY, .present = true }, | |
2279 | [tegra_clk_tsecb] = { .dt_id = TEGRA210_CLK_TSECB, .present = true }, | |
2280 | [tegra_clk_uartape] = { .dt_id = TEGRA210_CLK_UARTAPE, .present = true }, | |
2281 | [tegra_clk_vi_i2c] = { .dt_id = TEGRA210_CLK_VI_I2C, .present = true }, | |
2282 | [tegra_clk_ape] = { .dt_id = TEGRA210_CLK_APE, .present = true }, | |
2283 | [tegra_clk_dbgapb] = { .dt_id = TEGRA210_CLK_DBGAPB, .present = true }, | |
2284 | [tegra_clk_nvdec] = { .dt_id = TEGRA210_CLK_NVDEC, .present = true }, | |
2285 | [tegra_clk_nvenc] = { .dt_id = TEGRA210_CLK_NVENC, .present = true }, | |
2286 | [tegra_clk_nvjpg] = { .dt_id = TEGRA210_CLK_NVJPG, .present = true }, | |
2287 | [tegra_clk_pll_c4_out0] = { .dt_id = TEGRA210_CLK_PLL_C4_OUT0, .present = true }, | |
2288 | [tegra_clk_pll_c4_out1] = { .dt_id = TEGRA210_CLK_PLL_C4_OUT1, .present = true }, | |
2289 | [tegra_clk_pll_c4_out2] = { .dt_id = TEGRA210_CLK_PLL_C4_OUT2, .present = true }, | |
2290 | [tegra_clk_pll_c4_out3] = { .dt_id = TEGRA210_CLK_PLL_C4_OUT3, .present = true }, | |
29569941 | 2291 | [tegra_clk_apb2ape] = { .dt_id = TEGRA210_CLK_APB2APE, .present = true }, |
9326947f | 2292 | [tegra_clk_pll_a1] = { .dt_id = TEGRA210_CLK_PLL_A1, .present = true }, |
34ac2c27 | 2293 | [tegra_clk_ispa] = { .dt_id = TEGRA210_CLK_ISPA, .present = true }, |
bfa34832 | 2294 | [tegra_clk_cec] = { .dt_id = TEGRA210_CLK_CEC, .present = true }, |
6cfc8bc9 PDS |
2295 | [tegra_clk_dmic1] = { .dt_id = TEGRA210_CLK_DMIC1, .present = true }, |
2296 | [tegra_clk_dmic2] = { .dt_id = TEGRA210_CLK_DMIC2, .present = true }, | |
2297 | [tegra_clk_dmic3] = { .dt_id = TEGRA210_CLK_DMIC3, .present = true }, | |
319af797 PDS |
2298 | [tegra_clk_dmic1_sync_clk] = { .dt_id = TEGRA210_CLK_DMIC1_SYNC_CLK, .present = true }, |
2299 | [tegra_clk_dmic2_sync_clk] = { .dt_id = TEGRA210_CLK_DMIC2_SYNC_CLK, .present = true }, | |
2300 | [tegra_clk_dmic3_sync_clk] = { .dt_id = TEGRA210_CLK_DMIC3_SYNC_CLK, .present = true }, | |
2301 | [tegra_clk_dmic1_sync_clk_mux] = { .dt_id = TEGRA210_CLK_DMIC1_SYNC_CLK_MUX, .present = true }, | |
2302 | [tegra_clk_dmic2_sync_clk_mux] = { .dt_id = TEGRA210_CLK_DMIC2_SYNC_CLK_MUX, .present = true }, | |
2303 | [tegra_clk_dmic3_sync_clk_mux] = { .dt_id = TEGRA210_CLK_DMIC3_SYNC_CLK_MUX, .present = true }, | |
6b301a05 RK |
2304 | }; |
2305 | ||
2306 | static struct tegra_devclk devclks[] __initdata = { | |
2307 | { .con_id = "clk_m", .dt_id = TEGRA210_CLK_CLK_M }, | |
2308 | { .con_id = "pll_ref", .dt_id = TEGRA210_CLK_PLL_REF }, | |
2309 | { .con_id = "clk_32k", .dt_id = TEGRA210_CLK_CLK_32K }, | |
2310 | { .con_id = "clk_m_div2", .dt_id = TEGRA210_CLK_CLK_M_DIV2 }, | |
2311 | { .con_id = "clk_m_div4", .dt_id = TEGRA210_CLK_CLK_M_DIV4 }, | |
2312 | { .con_id = "pll_c", .dt_id = TEGRA210_CLK_PLL_C }, | |
2313 | { .con_id = "pll_c_out1", .dt_id = TEGRA210_CLK_PLL_C_OUT1 }, | |
2314 | { .con_id = "pll_c2", .dt_id = TEGRA210_CLK_PLL_C2 }, | |
2315 | { .con_id = "pll_c3", .dt_id = TEGRA210_CLK_PLL_C3 }, | |
2316 | { .con_id = "pll_p", .dt_id = TEGRA210_CLK_PLL_P }, | |
2317 | { .con_id = "pll_p_out1", .dt_id = TEGRA210_CLK_PLL_P_OUT1 }, | |
2318 | { .con_id = "pll_p_out2", .dt_id = TEGRA210_CLK_PLL_P_OUT2 }, | |
2319 | { .con_id = "pll_p_out3", .dt_id = TEGRA210_CLK_PLL_P_OUT3 }, | |
2320 | { .con_id = "pll_p_out4", .dt_id = TEGRA210_CLK_PLL_P_OUT4 }, | |
2321 | { .con_id = "pll_m", .dt_id = TEGRA210_CLK_PLL_M }, | |
6b301a05 RK |
2322 | { .con_id = "pll_x", .dt_id = TEGRA210_CLK_PLL_X }, |
2323 | { .con_id = "pll_x_out0", .dt_id = TEGRA210_CLK_PLL_X_OUT0 }, | |
2324 | { .con_id = "pll_u", .dt_id = TEGRA210_CLK_PLL_U }, | |
2325 | { .con_id = "pll_u_out", .dt_id = TEGRA210_CLK_PLL_U_OUT }, | |
2326 | { .con_id = "pll_u_out1", .dt_id = TEGRA210_CLK_PLL_U_OUT1 }, | |
2327 | { .con_id = "pll_u_out2", .dt_id = TEGRA210_CLK_PLL_U_OUT2 }, | |
2328 | { .con_id = "pll_u_480M", .dt_id = TEGRA210_CLK_PLL_U_480M }, | |
2329 | { .con_id = "pll_u_60M", .dt_id = TEGRA210_CLK_PLL_U_60M }, | |
2330 | { .con_id = "pll_u_48M", .dt_id = TEGRA210_CLK_PLL_U_48M }, | |
2331 | { .con_id = "pll_d", .dt_id = TEGRA210_CLK_PLL_D }, | |
2332 | { .con_id = "pll_d_out0", .dt_id = TEGRA210_CLK_PLL_D_OUT0 }, | |
2333 | { .con_id = "pll_d2", .dt_id = TEGRA210_CLK_PLL_D2 }, | |
2334 | { .con_id = "pll_d2_out0", .dt_id = TEGRA210_CLK_PLL_D2_OUT0 }, | |
2335 | { .con_id = "pll_a", .dt_id = TEGRA210_CLK_PLL_A }, | |
2336 | { .con_id = "pll_a_out0", .dt_id = TEGRA210_CLK_PLL_A_OUT0 }, | |
2337 | { .con_id = "pll_re_vco", .dt_id = TEGRA210_CLK_PLL_RE_VCO }, | |
2338 | { .con_id = "pll_re_out", .dt_id = TEGRA210_CLK_PLL_RE_OUT }, | |
2339 | { .con_id = "spdif_in_sync", .dt_id = TEGRA210_CLK_SPDIF_IN_SYNC }, | |
2340 | { .con_id = "i2s0_sync", .dt_id = TEGRA210_CLK_I2S0_SYNC }, | |
2341 | { .con_id = "i2s1_sync", .dt_id = TEGRA210_CLK_I2S1_SYNC }, | |
2342 | { .con_id = "i2s2_sync", .dt_id = TEGRA210_CLK_I2S2_SYNC }, | |
2343 | { .con_id = "i2s3_sync", .dt_id = TEGRA210_CLK_I2S3_SYNC }, | |
2344 | { .con_id = "i2s4_sync", .dt_id = TEGRA210_CLK_I2S4_SYNC }, | |
2345 | { .con_id = "vimclk_sync", .dt_id = TEGRA210_CLK_VIMCLK_SYNC }, | |
2346 | { .con_id = "audio0", .dt_id = TEGRA210_CLK_AUDIO0 }, | |
2347 | { .con_id = "audio1", .dt_id = TEGRA210_CLK_AUDIO1 }, | |
2348 | { .con_id = "audio2", .dt_id = TEGRA210_CLK_AUDIO2 }, | |
2349 | { .con_id = "audio3", .dt_id = TEGRA210_CLK_AUDIO3 }, | |
2350 | { .con_id = "audio4", .dt_id = TEGRA210_CLK_AUDIO4 }, | |
2351 | { .con_id = "spdif", .dt_id = TEGRA210_CLK_SPDIF }, | |
2352 | { .con_id = "spdif_2x", .dt_id = TEGRA210_CLK_SPDIF_2X }, | |
2353 | { .con_id = "extern1", .dev_id = "clk_out_1", .dt_id = TEGRA210_CLK_EXTERN1 }, | |
2354 | { .con_id = "extern2", .dev_id = "clk_out_2", .dt_id = TEGRA210_CLK_EXTERN2 }, | |
2355 | { .con_id = "extern3", .dev_id = "clk_out_3", .dt_id = TEGRA210_CLK_EXTERN3 }, | |
2356 | { .con_id = "blink", .dt_id = TEGRA210_CLK_BLINK }, | |
2357 | { .con_id = "cclk_g", .dt_id = TEGRA210_CLK_CCLK_G }, | |
2358 | { .con_id = "cclk_lp", .dt_id = TEGRA210_CLK_CCLK_LP }, | |
2359 | { .con_id = "sclk", .dt_id = TEGRA210_CLK_SCLK }, | |
2360 | { .con_id = "hclk", .dt_id = TEGRA210_CLK_HCLK }, | |
2361 | { .con_id = "pclk", .dt_id = TEGRA210_CLK_PCLK }, | |
2362 | { .con_id = "fuse", .dt_id = TEGRA210_CLK_FUSE }, | |
2363 | { .dev_id = "rtc-tegra", .dt_id = TEGRA210_CLK_RTC }, | |
2364 | { .dev_id = "timer", .dt_id = TEGRA210_CLK_TIMER }, | |
2365 | { .con_id = "pll_c4_out0", .dt_id = TEGRA210_CLK_PLL_C4_OUT0 }, | |
2366 | { .con_id = "pll_c4_out1", .dt_id = TEGRA210_CLK_PLL_C4_OUT1 }, | |
2367 | { .con_id = "pll_c4_out2", .dt_id = TEGRA210_CLK_PLL_C4_OUT2 }, | |
2368 | { .con_id = "pll_c4_out3", .dt_id = TEGRA210_CLK_PLL_C4_OUT3 }, | |
2369 | { .con_id = "dpaux", .dt_id = TEGRA210_CLK_DPAUX }, | |
2370 | { .con_id = "sor0", .dt_id = TEGRA210_CLK_SOR0 }, | |
2371 | }; | |
2372 | ||
2373 | static struct tegra_audio_clk_info tegra210_audio_plls[] = { | |
2374 | { "pll_a", &pll_a_params, tegra_clk_pll_a, "pll_ref" }, | |
2375 | { "pll_a1", &pll_a1_params, tegra_clk_pll_a1, "pll_ref" }, | |
2376 | }; | |
2377 | ||
2378 | static struct clk **clks; | |
2379 | ||
24c3ebef PDS |
2380 | static const char * const aclk_parents[] = { |
2381 | "pll_a1", "pll_c", "pll_p", "pll_a_out0", "pll_c2", "pll_c3", | |
2382 | "clk_m" | |
2383 | }; | |
2384 | ||
3843832f PDS |
2385 | void tegra210_put_utmipll_in_iddq(void) |
2386 | { | |
2387 | u32 reg; | |
2388 | ||
2389 | reg = readl_relaxed(clk_base + UTMIPLL_HW_PWRDN_CFG0); | |
2390 | ||
2391 | if (reg & UTMIPLL_HW_PWRDN_CFG0_UTMIPLL_LOCK) { | |
2392 | pr_err("trying to assert IDDQ while UTMIPLL is locked\n"); | |
2393 | return; | |
2394 | } | |
2395 | ||
2396 | reg |= UTMIPLL_HW_PWRDN_CFG0_IDDQ_OVERRIDE; | |
2397 | writel_relaxed(reg, clk_base + UTMIPLL_HW_PWRDN_CFG0); | |
2398 | } | |
2399 | EXPORT_SYMBOL_GPL(tegra210_put_utmipll_in_iddq); | |
2400 | ||
2401 | void tegra210_put_utmipll_out_iddq(void) | |
2402 | { | |
2403 | u32 reg; | |
2404 | ||
2405 | reg = readl_relaxed(clk_base + UTMIPLL_HW_PWRDN_CFG0); | |
2406 | reg &= ~UTMIPLL_HW_PWRDN_CFG0_IDDQ_OVERRIDE; | |
2407 | writel_relaxed(reg, clk_base + UTMIPLL_HW_PWRDN_CFG0); | |
2408 | } | |
2409 | EXPORT_SYMBOL_GPL(tegra210_put_utmipll_out_iddq); | |
2410 | ||
e745f992 PDS |
2411 | static void tegra210_utmi_param_configure(void) |
2412 | { | |
2413 | u32 reg; | |
2414 | int i; | |
2415 | ||
2416 | for (i = 0; i < ARRAY_SIZE(utmi_parameters); i++) { | |
2417 | if (osc_freq == utmi_parameters[i].osc_frequency) | |
2418 | break; | |
2419 | } | |
2420 | ||
2421 | if (i >= ARRAY_SIZE(utmi_parameters)) { | |
2422 | pr_err("%s: Unexpected oscillator freq %lu\n", __func__, | |
2423 | osc_freq); | |
2424 | return; | |
2425 | } | |
2426 | ||
2427 | reg = readl_relaxed(clk_base + UTMIPLL_HW_PWRDN_CFG0); | |
2428 | reg &= ~UTMIPLL_HW_PWRDN_CFG0_IDDQ_OVERRIDE; | |
2429 | writel_relaxed(reg, clk_base + UTMIPLL_HW_PWRDN_CFG0); | |
2430 | ||
2431 | udelay(10); | |
2432 | ||
2433 | reg = readl_relaxed(clk_base + UTMIP_PLL_CFG2); | |
2434 | ||
2435 | /* Program UTMIP PLL stable and active counts */ | |
2436 | /* [FIXME] arclk_rst.h says WRONG! This should be 1ms -> 0x50 Check! */ | |
2437 | reg &= ~UTMIP_PLL_CFG2_STABLE_COUNT(~0); | |
2438 | reg |= UTMIP_PLL_CFG2_STABLE_COUNT(utmi_parameters[i].stable_count); | |
2439 | ||
2440 | reg &= ~UTMIP_PLL_CFG2_ACTIVE_DLY_COUNT(~0); | |
2441 | ||
2442 | reg |= | |
2443 | UTMIP_PLL_CFG2_ACTIVE_DLY_COUNT(utmi_parameters[i].active_delay_count); | |
2444 | writel_relaxed(reg, clk_base + UTMIP_PLL_CFG2); | |
2445 | ||
2446 | /* Program UTMIP PLL delay and oscillator frequency counts */ | |
2447 | reg = readl_relaxed(clk_base + UTMIP_PLL_CFG1); | |
2448 | reg &= ~UTMIP_PLL_CFG1_ENABLE_DLY_COUNT(~0); | |
2449 | ||
2450 | reg |= | |
2451 | UTMIP_PLL_CFG1_ENABLE_DLY_COUNT(utmi_parameters[i].enable_delay_count); | |
2452 | ||
2453 | reg &= ~UTMIP_PLL_CFG1_XTAL_FREQ_COUNT(~0); | |
2454 | reg |= | |
2455 | UTMIP_PLL_CFG1_XTAL_FREQ_COUNT(utmi_parameters[i].xtal_freq_count); | |
2456 | ||
2457 | reg |= UTMIP_PLL_CFG1_FORCE_PLLU_POWERDOWN; | |
2458 | writel_relaxed(reg, clk_base + UTMIP_PLL_CFG1); | |
2459 | ||
2460 | /* Remove power downs from UTMIP PLL control bits */ | |
2461 | reg = readl_relaxed(clk_base + UTMIP_PLL_CFG1); | |
2462 | reg &= ~UTMIP_PLL_CFG1_FORCE_PLL_ENABLE_POWERDOWN; | |
2463 | reg |= UTMIP_PLL_CFG1_FORCE_PLL_ENABLE_POWERUP; | |
2464 | writel_relaxed(reg, clk_base + UTMIP_PLL_CFG1); | |
2465 | udelay(1); | |
2466 | ||
2467 | /* Enable samplers for SNPS, XUSB_HOST, XUSB_DEV */ | |
2468 | reg = readl_relaxed(clk_base + UTMIP_PLL_CFG2); | |
2469 | reg |= UTMIP_PLL_CFG2_FORCE_PD_SAMP_A_POWERUP; | |
2470 | reg |= UTMIP_PLL_CFG2_FORCE_PD_SAMP_B_POWERUP; | |
2471 | reg |= UTMIP_PLL_CFG2_FORCE_PD_SAMP_D_POWERUP; | |
2472 | reg &= ~UTMIP_PLL_CFG2_FORCE_PD_SAMP_A_POWERDOWN; | |
2473 | reg &= ~UTMIP_PLL_CFG2_FORCE_PD_SAMP_B_POWERDOWN; | |
2474 | reg &= ~UTMIP_PLL_CFG2_FORCE_PD_SAMP_D_POWERDOWN; | |
2475 | writel_relaxed(reg, clk_base + UTMIP_PLL_CFG2); | |
2476 | ||
2477 | /* Setup HW control of UTMIPLL */ | |
2478 | reg = readl_relaxed(clk_base + UTMIP_PLL_CFG1); | |
2479 | reg &= ~UTMIP_PLL_CFG1_FORCE_PLL_ENABLE_POWERDOWN; | |
2480 | reg &= ~UTMIP_PLL_CFG1_FORCE_PLL_ENABLE_POWERUP; | |
2481 | writel_relaxed(reg, clk_base + UTMIP_PLL_CFG1); | |
2482 | ||
2483 | reg = readl_relaxed(clk_base + UTMIPLL_HW_PWRDN_CFG0); | |
2484 | reg |= UTMIPLL_HW_PWRDN_CFG0_USE_LOCKDET; | |
2485 | reg &= ~UTMIPLL_HW_PWRDN_CFG0_CLK_ENABLE_SWCTL; | |
2486 | writel_relaxed(reg, clk_base + UTMIPLL_HW_PWRDN_CFG0); | |
2487 | ||
2488 | udelay(1); | |
2489 | ||
2490 | reg = readl_relaxed(clk_base + XUSB_PLL_CFG0); | |
2491 | reg &= ~XUSB_PLL_CFG0_UTMIPLL_LOCK_DLY; | |
2492 | writel_relaxed(reg, clk_base + XUSB_PLL_CFG0); | |
2493 | ||
2494 | udelay(1); | |
2495 | ||
2496 | /* Enable HW control UTMIPLL */ | |
2497 | reg = readl_relaxed(clk_base + UTMIPLL_HW_PWRDN_CFG0); | |
2498 | reg |= UTMIPLL_HW_PWRDN_CFG0_SEQ_ENABLE; | |
2499 | writel_relaxed(reg, clk_base + UTMIPLL_HW_PWRDN_CFG0); | |
2500 | } | |
2501 | ||
2502 | static int tegra210_enable_pllu(void) | |
2503 | { | |
2504 | struct tegra_clk_pll_freq_table *fentry; | |
2505 | struct tegra_clk_pll pllu; | |
2506 | u32 reg; | |
2507 | ||
2508 | for (fentry = pll_u_freq_table; fentry->input_rate; fentry++) { | |
2509 | if (fentry->input_rate == pll_ref_freq) | |
2510 | break; | |
2511 | } | |
2512 | ||
2513 | if (!fentry->input_rate) { | |
2514 | pr_err("Unknown PLL_U reference frequency %lu\n", pll_ref_freq); | |
2515 | return -EINVAL; | |
2516 | } | |
2517 | ||
2518 | /* clear IDDQ bit */ | |
2519 | pllu.params = &pll_u_vco_params; | |
2520 | reg = readl_relaxed(clk_base + pllu.params->ext_misc_reg[0]); | |
2521 | reg &= ~BIT(pllu.params->iddq_bit_idx); | |
2522 | writel_relaxed(reg, clk_base + pllu.params->ext_misc_reg[0]); | |
2523 | ||
2524 | reg = readl_relaxed(clk_base + PLLU_BASE); | |
2525 | reg &= ~GENMASK(20, 0); | |
2526 | reg |= fentry->m; | |
2527 | reg |= fentry->n << 8; | |
2528 | reg |= fentry->p << 16; | |
2529 | writel(reg, clk_base + PLLU_BASE); | |
2530 | reg |= PLL_ENABLE; | |
2531 | writel(reg, clk_base + PLLU_BASE); | |
2532 | ||
2533 | readl_relaxed_poll_timeout(clk_base + PLLU_BASE, reg, | |
2534 | reg & PLL_BASE_LOCK, 2, 1000); | |
2535 | if (!(reg & PLL_BASE_LOCK)) { | |
2536 | pr_err("Timed out waiting for PLL_U to lock\n"); | |
2537 | return -ETIMEDOUT; | |
2538 | } | |
2539 | ||
2540 | return 0; | |
2541 | } | |
2542 | ||
2543 | static int tegra210_init_pllu(void) | |
2544 | { | |
2545 | u32 reg; | |
2546 | int err; | |
2547 | ||
2548 | tegra210_pllu_set_defaults(&pll_u_vco_params); | |
2549 | /* skip initialization when pllu is in hw controlled mode */ | |
2550 | reg = readl_relaxed(clk_base + PLLU_BASE); | |
2551 | if (reg & PLLU_BASE_OVERRIDE) { | |
2552 | if (!(reg & PLL_ENABLE)) { | |
2553 | err = tegra210_enable_pllu(); | |
2554 | if (err < 0) { | |
2555 | WARN_ON(1); | |
2556 | return err; | |
2557 | } | |
2558 | } | |
2559 | /* enable hw controlled mode */ | |
2560 | reg = readl_relaxed(clk_base + PLLU_BASE); | |
2561 | reg &= ~PLLU_BASE_OVERRIDE; | |
2562 | writel(reg, clk_base + PLLU_BASE); | |
2563 | ||
2564 | reg = readl_relaxed(clk_base + PLLU_HW_PWRDN_CFG0); | |
2565 | reg |= PLLU_HW_PWRDN_CFG0_IDDQ_PD_INCLUDE | | |
2566 | PLLU_HW_PWRDN_CFG0_USE_SWITCH_DETECT | | |
2567 | PLLU_HW_PWRDN_CFG0_USE_LOCKDET; | |
2568 | reg &= ~(PLLU_HW_PWRDN_CFG0_CLK_ENABLE_SWCTL | | |
2569 | PLLU_HW_PWRDN_CFG0_CLK_SWITCH_SWCTL); | |
2570 | writel_relaxed(reg, clk_base + PLLU_HW_PWRDN_CFG0); | |
2571 | ||
2572 | reg = readl_relaxed(clk_base + XUSB_PLL_CFG0); | |
2573 | reg &= ~XUSB_PLL_CFG0_PLLU_LOCK_DLY_MASK; | |
2574 | writel_relaxed(reg, clk_base + XUSB_PLL_CFG0); | |
2575 | udelay(1); | |
2576 | ||
2577 | reg = readl_relaxed(clk_base + PLLU_HW_PWRDN_CFG0); | |
2578 | reg |= PLLU_HW_PWRDN_CFG0_SEQ_ENABLE; | |
2579 | writel_relaxed(reg, clk_base + PLLU_HW_PWRDN_CFG0); | |
2580 | udelay(1); | |
2581 | ||
2582 | reg = readl_relaxed(clk_base + PLLU_BASE); | |
2583 | reg &= ~PLLU_BASE_CLKENABLE_USB; | |
2584 | writel_relaxed(reg, clk_base + PLLU_BASE); | |
2585 | } | |
2586 | ||
2587 | /* enable UTMIPLL hw control if not yet done by the bootloader */ | |
2588 | reg = readl_relaxed(clk_base + UTMIPLL_HW_PWRDN_CFG0); | |
2589 | if (!(reg & UTMIPLL_HW_PWRDN_CFG0_SEQ_ENABLE)) | |
2590 | tegra210_utmi_param_configure(); | |
2591 | ||
2592 | return 0; | |
2593 | } | |
2594 | ||
6b301a05 RK |
2595 | static __init void tegra210_periph_clk_init(void __iomem *clk_base, |
2596 | void __iomem *pmc_base) | |
2597 | { | |
2598 | struct clk *clk; | |
2599 | ||
2600 | /* xusb_ss_div2 */ | |
2601 | clk = clk_register_fixed_factor(NULL, "xusb_ss_div2", "xusb_ss_src", 0, | |
2602 | 1, 2); | |
2603 | clks[TEGRA210_CLK_XUSB_SS_DIV2] = clk; | |
2604 | ||
74d3ba0b TR |
2605 | clk = tegra_clk_register_periph_fixed("sor_safe", "pll_p", 0, clk_base, |
2606 | 1, 17, 222); | |
2607 | clks[TEGRA210_CLK_SOR_SAFE] = clk; | |
2608 | ||
2e34c2ac | 2609 | clk = tegra_clk_register_periph_fixed("dpaux", "sor_safe", 0, clk_base, |
eede7113 TR |
2610 | 1, 17, 181); |
2611 | clks[TEGRA210_CLK_DPAUX] = clk; | |
2612 | ||
2e34c2ac | 2613 | clk = tegra_clk_register_periph_fixed("dpaux1", "sor_safe", 0, clk_base, |
eede7113 TR |
2614 | 1, 17, 207); |
2615 | clks[TEGRA210_CLK_DPAUX1] = clk; | |
2616 | ||
6b301a05 RK |
2617 | /* pll_d_dsi_out */ |
2618 | clk = clk_register_gate(NULL, "pll_d_dsi_out", "pll_d_out0", 0, | |
2619 | clk_base + PLLD_MISC0, 21, 0, &pll_d_lock); | |
2620 | clks[TEGRA210_CLK_PLL_D_DSI_OUT] = clk; | |
2621 | ||
2622 | /* dsia */ | |
2623 | clk = tegra_clk_register_periph_gate("dsia", "pll_d_dsi_out", 0, | |
2624 | clk_base, 0, 48, | |
2625 | periph_clk_enb_refcnt); | |
2626 | clks[TEGRA210_CLK_DSIA] = clk; | |
2627 | ||
2628 | /* dsib */ | |
2629 | clk = tegra_clk_register_periph_gate("dsib", "pll_d_dsi_out", 0, | |
2630 | clk_base, 0, 82, | |
2631 | periph_clk_enb_refcnt); | |
2632 | clks[TEGRA210_CLK_DSIB] = clk; | |
2633 | ||
2634 | /* emc mux */ | |
2635 | clk = clk_register_mux(NULL, "emc_mux", mux_pllmcp_clkm, | |
2636 | ARRAY_SIZE(mux_pllmcp_clkm), 0, | |
2637 | clk_base + CLK_SOURCE_EMC, | |
2638 | 29, 3, 0, &emc_lock); | |
2639 | ||
2640 | clk = tegra_clk_register_mc("mc", "emc_mux", clk_base + CLK_SOURCE_EMC, | |
2641 | &emc_lock); | |
2642 | clks[TEGRA210_CLK_MC] = clk; | |
2643 | ||
2644 | /* cml0 */ | |
2645 | clk = clk_register_gate(NULL, "cml0", "pll_e", 0, clk_base + PLLE_AUX, | |
2646 | 0, 0, &pll_e_lock); | |
2647 | clk_register_clkdev(clk, "cml0", NULL); | |
2648 | clks[TEGRA210_CLK_CML0] = clk; | |
2649 | ||
2650 | /* cml1 */ | |
2651 | clk = clk_register_gate(NULL, "cml1", "pll_e", 0, clk_base + PLLE_AUX, | |
2652 | 1, 0, &pll_e_lock); | |
2653 | clk_register_clkdev(clk, "cml1", NULL); | |
2654 | clks[TEGRA210_CLK_CML1] = clk; | |
2655 | ||
24c3ebef PDS |
2656 | clk = tegra_clk_register_super_clk("aclk", aclk_parents, |
2657 | ARRAY_SIZE(aclk_parents), 0, clk_base + 0x6e0, | |
2658 | 0, NULL); | |
2659 | clks[TEGRA210_CLK_ACLK] = clk; | |
2660 | ||
6b301a05 RK |
2661 | tegra_periph_clk_init(clk_base, pmc_base, tegra210_clks, &pll_p_params); |
2662 | } | |
2663 | ||
2664 | static void __init tegra210_pll_init(void __iomem *clk_base, | |
2665 | void __iomem *pmc) | |
2666 | { | |
6b301a05 RK |
2667 | struct clk *clk; |
2668 | ||
2669 | /* PLLC */ | |
2670 | clk = tegra_clk_register_pllxc_tegra210("pll_c", "pll_ref", clk_base, | |
2671 | pmc, 0, &pll_c_params, NULL); | |
2672 | if (!WARN_ON(IS_ERR(clk))) | |
2673 | clk_register_clkdev(clk, "pll_c", NULL); | |
2674 | clks[TEGRA210_CLK_PLL_C] = clk; | |
2675 | ||
2676 | /* PLLC_OUT1 */ | |
2677 | clk = tegra_clk_register_divider("pll_c_out1_div", "pll_c", | |
2678 | clk_base + PLLC_OUT, 0, TEGRA_DIVIDER_ROUND_UP, | |
2679 | 8, 8, 1, NULL); | |
2680 | clk = tegra_clk_register_pll_out("pll_c_out1", "pll_c_out1_div", | |
2681 | clk_base + PLLC_OUT, 1, 0, | |
2682 | CLK_SET_RATE_PARENT, 0, NULL); | |
2683 | clk_register_clkdev(clk, "pll_c_out1", NULL); | |
2684 | clks[TEGRA210_CLK_PLL_C_OUT1] = clk; | |
2685 | ||
2686 | /* PLLC_UD */ | |
2687 | clk = clk_register_fixed_factor(NULL, "pll_c_ud", "pll_c", | |
2688 | CLK_SET_RATE_PARENT, 1, 1); | |
2689 | clk_register_clkdev(clk, "pll_c_ud", NULL); | |
2690 | clks[TEGRA210_CLK_PLL_C_UD] = clk; | |
2691 | ||
2692 | /* PLLC2 */ | |
2693 | clk = tegra_clk_register_pllc_tegra210("pll_c2", "pll_ref", clk_base, | |
2694 | pmc, 0, &pll_c2_params, NULL); | |
2695 | clk_register_clkdev(clk, "pll_c2", NULL); | |
2696 | clks[TEGRA210_CLK_PLL_C2] = clk; | |
2697 | ||
2698 | /* PLLC3 */ | |
2699 | clk = tegra_clk_register_pllc_tegra210("pll_c3", "pll_ref", clk_base, | |
2700 | pmc, 0, &pll_c3_params, NULL); | |
2701 | clk_register_clkdev(clk, "pll_c3", NULL); | |
2702 | clks[TEGRA210_CLK_PLL_C3] = clk; | |
2703 | ||
2704 | /* PLLM */ | |
2705 | clk = tegra_clk_register_pllm("pll_m", "osc", clk_base, pmc, | |
2706 | CLK_SET_RATE_GATE, &pll_m_params, NULL); | |
2707 | clk_register_clkdev(clk, "pll_m", NULL); | |
2708 | clks[TEGRA210_CLK_PLL_M] = clk; | |
2709 | ||
2710 | /* PLLMB */ | |
2711 | clk = tegra_clk_register_pllmb("pll_mb", "osc", clk_base, pmc, | |
2712 | CLK_SET_RATE_GATE, &pll_mb_params, NULL); | |
2713 | clk_register_clkdev(clk, "pll_mb", NULL); | |
2714 | clks[TEGRA210_CLK_PLL_MB] = clk; | |
2715 | ||
6b301a05 RK |
2716 | /* PLLM_UD */ |
2717 | clk = clk_register_fixed_factor(NULL, "pll_m_ud", "pll_m", | |
2718 | CLK_SET_RATE_PARENT, 1, 1); | |
2719 | clk_register_clkdev(clk, "pll_m_ud", NULL); | |
2720 | clks[TEGRA210_CLK_PLL_M_UD] = clk; | |
2721 | ||
2722 | /* PLLU_VCO */ | |
e745f992 PDS |
2723 | if (!tegra210_init_pllu()) { |
2724 | clk = clk_register_fixed_rate(NULL, "pll_u_vco", "pll_ref", 0, | |
2725 | 480*1000*1000); | |
2726 | clk_register_clkdev(clk, "pll_u_vco", NULL); | |
2727 | clks[TEGRA210_CLK_PLL_U] = clk; | |
2728 | } | |
6b301a05 RK |
2729 | |
2730 | /* PLLU_OUT */ | |
2731 | clk = clk_register_divider_table(NULL, "pll_u_out", "pll_u_vco", 0, | |
2732 | clk_base + PLLU_BASE, 16, 4, 0, | |
2733 | pll_vco_post_div_table, NULL); | |
2734 | clk_register_clkdev(clk, "pll_u_out", NULL); | |
2735 | clks[TEGRA210_CLK_PLL_U_OUT] = clk; | |
2736 | ||
2737 | /* PLLU_OUT1 */ | |
2738 | clk = tegra_clk_register_divider("pll_u_out1_div", "pll_u_out", | |
2739 | clk_base + PLLU_OUTA, 0, | |
2740 | TEGRA_DIVIDER_ROUND_UP, | |
2741 | 8, 8, 1, &pll_u_lock); | |
2742 | clk = tegra_clk_register_pll_out("pll_u_out1", "pll_u_out1_div", | |
2743 | clk_base + PLLU_OUTA, 1, 0, | |
2744 | CLK_SET_RATE_PARENT, 0, &pll_u_lock); | |
2745 | clk_register_clkdev(clk, "pll_u_out1", NULL); | |
2746 | clks[TEGRA210_CLK_PLL_U_OUT1] = clk; | |
2747 | ||
2748 | /* PLLU_OUT2 */ | |
2749 | clk = tegra_clk_register_divider("pll_u_out2_div", "pll_u_out", | |
2750 | clk_base + PLLU_OUTA, 0, | |
2751 | TEGRA_DIVIDER_ROUND_UP, | |
2752 | 24, 8, 1, &pll_u_lock); | |
2753 | clk = tegra_clk_register_pll_out("pll_u_out2", "pll_u_out2_div", | |
2754 | clk_base + PLLU_OUTA, 17, 16, | |
2755 | CLK_SET_RATE_PARENT, 0, &pll_u_lock); | |
2756 | clk_register_clkdev(clk, "pll_u_out2", NULL); | |
2757 | clks[TEGRA210_CLK_PLL_U_OUT2] = clk; | |
2758 | ||
6b301a05 RK |
2759 | /* PLLU_480M */ |
2760 | clk = clk_register_gate(NULL, "pll_u_480M", "pll_u_vco", | |
2761 | CLK_SET_RATE_PARENT, clk_base + PLLU_BASE, | |
2762 | 22, 0, &pll_u_lock); | |
2763 | clk_register_clkdev(clk, "pll_u_480M", NULL); | |
2764 | clks[TEGRA210_CLK_PLL_U_480M] = clk; | |
2765 | ||
2766 | /* PLLU_60M */ | |
2767 | clk = clk_register_gate(NULL, "pll_u_60M", "pll_u_out2", | |
2768 | CLK_SET_RATE_PARENT, clk_base + PLLU_BASE, | |
2769 | 23, 0, NULL); | |
2770 | clk_register_clkdev(clk, "pll_u_60M", NULL); | |
2771 | clks[TEGRA210_CLK_PLL_U_60M] = clk; | |
2772 | ||
2773 | /* PLLU_48M */ | |
2774 | clk = clk_register_gate(NULL, "pll_u_48M", "pll_u_out1", | |
2775 | CLK_SET_RATE_PARENT, clk_base + PLLU_BASE, | |
2776 | 25, 0, NULL); | |
2777 | clk_register_clkdev(clk, "pll_u_48M", NULL); | |
2778 | clks[TEGRA210_CLK_PLL_U_48M] = clk; | |
2779 | ||
2780 | /* PLLD */ | |
2781 | clk = tegra_clk_register_pll("pll_d", "pll_ref", clk_base, pmc, 0, | |
2782 | &pll_d_params, &pll_d_lock); | |
2783 | clk_register_clkdev(clk, "pll_d", NULL); | |
2784 | clks[TEGRA210_CLK_PLL_D] = clk; | |
2785 | ||
2786 | /* PLLD_OUT0 */ | |
2787 | clk = clk_register_fixed_factor(NULL, "pll_d_out0", "pll_d", | |
2788 | CLK_SET_RATE_PARENT, 1, 2); | |
2789 | clk_register_clkdev(clk, "pll_d_out0", NULL); | |
2790 | clks[TEGRA210_CLK_PLL_D_OUT0] = clk; | |
2791 | ||
2792 | /* PLLRE */ | |
926655f9 RK |
2793 | clk = tegra_clk_register_pllre_tegra210("pll_re_vco", "pll_ref", |
2794 | clk_base, pmc, 0, | |
2795 | &pll_re_vco_params, | |
2796 | &pll_re_lock, pll_ref_freq); | |
6b301a05 RK |
2797 | clk_register_clkdev(clk, "pll_re_vco", NULL); |
2798 | clks[TEGRA210_CLK_PLL_RE_VCO] = clk; | |
2799 | ||
2800 | clk = clk_register_divider_table(NULL, "pll_re_out", "pll_re_vco", 0, | |
2801 | clk_base + PLLRE_BASE, 16, 5, 0, | |
2802 | pll_vco_post_div_table, &pll_re_lock); | |
2803 | clk_register_clkdev(clk, "pll_re_out", NULL); | |
2804 | clks[TEGRA210_CLK_PLL_RE_OUT] = clk; | |
2805 | ||
926655f9 RK |
2806 | clk = tegra_clk_register_divider("pll_re_out1_div", "pll_re_vco", |
2807 | clk_base + PLLRE_OUT1, 0, | |
2808 | TEGRA_DIVIDER_ROUND_UP, | |
2809 | 8, 8, 1, NULL); | |
2810 | clk = tegra_clk_register_pll_out("pll_re_out1", "pll_re_out1_div", | |
2811 | clk_base + PLLRE_OUT1, 1, 0, | |
2812 | CLK_SET_RATE_PARENT, 0, NULL); | |
2813 | clks[TEGRA210_CLK_PLL_RE_OUT1] = clk; | |
2814 | ||
6b301a05 RK |
2815 | /* PLLE */ |
2816 | clk = tegra_clk_register_plle_tegra210("pll_e", "pll_ref", | |
2817 | clk_base, 0, &pll_e_params, NULL); | |
2818 | clk_register_clkdev(clk, "pll_e", NULL); | |
2819 | clks[TEGRA210_CLK_PLL_E] = clk; | |
2820 | ||
2821 | /* PLLC4 */ | |
2822 | clk = tegra_clk_register_pllre("pll_c4_vco", "pll_ref", clk_base, pmc, | |
2823 | 0, &pll_c4_vco_params, NULL, pll_ref_freq); | |
2824 | clk_register_clkdev(clk, "pll_c4_vco", NULL); | |
2825 | clks[TEGRA210_CLK_PLL_C4] = clk; | |
2826 | ||
2827 | /* PLLC4_OUT0 */ | |
2828 | clk = clk_register_divider_table(NULL, "pll_c4_out0", "pll_c4_vco", 0, | |
2829 | clk_base + PLLC4_BASE, 19, 4, 0, | |
2830 | pll_vco_post_div_table, NULL); | |
2831 | clk_register_clkdev(clk, "pll_c4_out0", NULL); | |
2832 | clks[TEGRA210_CLK_PLL_C4_OUT0] = clk; | |
2833 | ||
2834 | /* PLLC4_OUT1 */ | |
2835 | clk = clk_register_fixed_factor(NULL, "pll_c4_out1", "pll_c4_vco", | |
2836 | CLK_SET_RATE_PARENT, 1, 3); | |
2837 | clk_register_clkdev(clk, "pll_c4_out1", NULL); | |
2838 | clks[TEGRA210_CLK_PLL_C4_OUT1] = clk; | |
2839 | ||
2840 | /* PLLC4_OUT2 */ | |
2841 | clk = clk_register_fixed_factor(NULL, "pll_c4_out2", "pll_c4_vco", | |
2842 | CLK_SET_RATE_PARENT, 1, 5); | |
2843 | clk_register_clkdev(clk, "pll_c4_out2", NULL); | |
2844 | clks[TEGRA210_CLK_PLL_C4_OUT2] = clk; | |
2845 | ||
2846 | /* PLLC4_OUT3 */ | |
2847 | clk = tegra_clk_register_divider("pll_c4_out3_div", "pll_c4_out0", | |
2848 | clk_base + PLLC4_OUT, 0, TEGRA_DIVIDER_ROUND_UP, | |
2849 | 8, 8, 1, NULL); | |
2850 | clk = tegra_clk_register_pll_out("pll_c4_out3", "pll_c4_out3_div", | |
2851 | clk_base + PLLC4_OUT, 1, 0, | |
2852 | CLK_SET_RATE_PARENT, 0, NULL); | |
2853 | clk_register_clkdev(clk, "pll_c4_out3", NULL); | |
2854 | clks[TEGRA210_CLK_PLL_C4_OUT3] = clk; | |
2855 | ||
2856 | /* PLLDP */ | |
2857 | clk = tegra_clk_register_pllss_tegra210("pll_dp", "pll_ref", clk_base, | |
2858 | 0, &pll_dp_params, NULL); | |
2859 | clk_register_clkdev(clk, "pll_dp", NULL); | |
2860 | clks[TEGRA210_CLK_PLL_DP] = clk; | |
2861 | ||
2862 | /* PLLD2 */ | |
2863 | clk = tegra_clk_register_pllss_tegra210("pll_d2", "pll_ref", clk_base, | |
2864 | 0, &pll_d2_params, NULL); | |
2865 | clk_register_clkdev(clk, "pll_d2", NULL); | |
2866 | clks[TEGRA210_CLK_PLL_D2] = clk; | |
2867 | ||
2868 | /* PLLD2_OUT0 */ | |
2869 | clk = clk_register_fixed_factor(NULL, "pll_d2_out0", "pll_d2", | |
2870 | CLK_SET_RATE_PARENT, 1, 1); | |
2871 | clk_register_clkdev(clk, "pll_d2_out0", NULL); | |
2872 | clks[TEGRA210_CLK_PLL_D2_OUT0] = clk; | |
2873 | ||
2874 | /* PLLP_OUT2 */ | |
2875 | clk = clk_register_fixed_factor(NULL, "pll_p_out2", "pll_p", | |
2876 | CLK_SET_RATE_PARENT, 1, 2); | |
2877 | clk_register_clkdev(clk, "pll_p_out2", NULL); | |
2878 | clks[TEGRA210_CLK_PLL_P_OUT2] = clk; | |
2879 | ||
2880 | } | |
2881 | ||
2882 | /* Tegra210 CPU clock and reset control functions */ | |
2883 | static void tegra210_wait_cpu_in_reset(u32 cpu) | |
2884 | { | |
2885 | unsigned int reg; | |
2886 | ||
2887 | do { | |
2888 | reg = readl(clk_base + CLK_RST_CONTROLLER_CPU_CMPLX_STATUS); | |
2889 | cpu_relax(); | |
2890 | } while (!(reg & (1 << cpu))); /* check CPU been reset or not */ | |
2891 | } | |
2892 | ||
2893 | static void tegra210_disable_cpu_clock(u32 cpu) | |
2894 | { | |
2895 | /* flow controller would take care in the power sequence. */ | |
2896 | } | |
2897 | ||
2898 | #ifdef CONFIG_PM_SLEEP | |
2899 | static void tegra210_cpu_clock_suspend(void) | |
2900 | { | |
2901 | /* switch coresite to clk_m, save off original source */ | |
2902 | tegra210_cpu_clk_sctx.clk_csite_src = | |
2903 | readl(clk_base + CLK_SOURCE_CSITE); | |
2904 | writel(3 << 30, clk_base + CLK_SOURCE_CSITE); | |
2905 | } | |
2906 | ||
2907 | static void tegra210_cpu_clock_resume(void) | |
2908 | { | |
2909 | writel(tegra210_cpu_clk_sctx.clk_csite_src, | |
2910 | clk_base + CLK_SOURCE_CSITE); | |
2911 | } | |
2912 | #endif | |
2913 | ||
2914 | static struct tegra_cpu_car_ops tegra210_cpu_car_ops = { | |
2915 | .wait_for_reset = tegra210_wait_cpu_in_reset, | |
2916 | .disable_clock = tegra210_disable_cpu_clock, | |
2917 | #ifdef CONFIG_PM_SLEEP | |
2918 | .suspend = tegra210_cpu_clock_suspend, | |
2919 | .resume = tegra210_cpu_clock_resume, | |
2920 | #endif | |
2921 | }; | |
2922 | ||
2923 | static const struct of_device_id pmc_match[] __initconst = { | |
2924 | { .compatible = "nvidia,tegra210-pmc" }, | |
2925 | { }, | |
2926 | }; | |
2927 | ||
2928 | static struct tegra_clk_init_table init_table[] __initdata = { | |
2929 | { TEGRA210_CLK_UARTA, TEGRA210_CLK_PLL_P, 408000000, 0 }, | |
2930 | { TEGRA210_CLK_UARTB, TEGRA210_CLK_PLL_P, 408000000, 0 }, | |
2931 | { TEGRA210_CLK_UARTC, TEGRA210_CLK_PLL_P, 408000000, 0 }, | |
2932 | { TEGRA210_CLK_UARTD, TEGRA210_CLK_PLL_P, 408000000, 0 }, | |
2933 | { TEGRA210_CLK_PLL_A, TEGRA210_CLK_CLK_MAX, 564480000, 1 }, | |
2934 | { TEGRA210_CLK_PLL_A_OUT0, TEGRA210_CLK_CLK_MAX, 11289600, 1 }, | |
2935 | { TEGRA210_CLK_EXTERN1, TEGRA210_CLK_PLL_A_OUT0, 0, 1 }, | |
2936 | { TEGRA210_CLK_CLK_OUT_1_MUX, TEGRA210_CLK_EXTERN1, 0, 1 }, | |
2937 | { TEGRA210_CLK_CLK_OUT_1, TEGRA210_CLK_CLK_MAX, 0, 1 }, | |
2938 | { TEGRA210_CLK_I2S0, TEGRA210_CLK_PLL_A_OUT0, 11289600, 0 }, | |
2939 | { TEGRA210_CLK_I2S1, TEGRA210_CLK_PLL_A_OUT0, 11289600, 0 }, | |
2940 | { TEGRA210_CLK_I2S2, TEGRA210_CLK_PLL_A_OUT0, 11289600, 0 }, | |
2941 | { TEGRA210_CLK_I2S3, TEGRA210_CLK_PLL_A_OUT0, 11289600, 0 }, | |
2942 | { TEGRA210_CLK_I2S4, TEGRA210_CLK_PLL_A_OUT0, 11289600, 0 }, | |
2943 | { TEGRA210_CLK_HOST1X, TEGRA210_CLK_PLL_P, 136000000, 1 }, | |
2944 | { TEGRA210_CLK_SCLK_MUX, TEGRA210_CLK_PLL_P, 0, 1 }, | |
2945 | { TEGRA210_CLK_SCLK, TEGRA210_CLK_CLK_MAX, 102000000, 1 }, | |
2946 | { TEGRA210_CLK_DFLL_SOC, TEGRA210_CLK_PLL_P, 51000000, 1 }, | |
2947 | { TEGRA210_CLK_DFLL_REF, TEGRA210_CLK_PLL_P, 51000000, 1 }, | |
2948 | { TEGRA210_CLK_SBC4, TEGRA210_CLK_PLL_P, 12000000, 1 }, | |
2949 | { TEGRA210_CLK_PLL_RE_VCO, TEGRA210_CLK_CLK_MAX, 672000000, 1 }, | |
6b301a05 RK |
2950 | { TEGRA210_CLK_XUSB_GATE, TEGRA210_CLK_CLK_MAX, 0, 1 }, |
2951 | { TEGRA210_CLK_XUSB_SS_SRC, TEGRA210_CLK_PLL_U_480M, 120000000, 0 }, | |
2952 | { TEGRA210_CLK_XUSB_FS_SRC, TEGRA210_CLK_PLL_U_48M, 48000000, 0 }, | |
2953 | { TEGRA210_CLK_XUSB_HS_SRC, TEGRA210_CLK_XUSB_SS_SRC, 120000000, 0 }, | |
2954 | { TEGRA210_CLK_XUSB_SSP_SRC, TEGRA210_CLK_XUSB_SS_SRC, 120000000, 0 }, | |
2955 | { TEGRA210_CLK_XUSB_FALCON_SRC, TEGRA210_CLK_PLL_P_OUT_XUSB, 204000000, 0 }, | |
2956 | { TEGRA210_CLK_XUSB_HOST_SRC, TEGRA210_CLK_PLL_P_OUT_XUSB, 102000000, 0 }, | |
2957 | { TEGRA210_CLK_XUSB_DEV_SRC, TEGRA210_CLK_PLL_P_OUT_XUSB, 102000000, 0 }, | |
2958 | { TEGRA210_CLK_SATA, TEGRA210_CLK_PLL_P, 104000000, 0 }, | |
2959 | { TEGRA210_CLK_SATA_OOB, TEGRA210_CLK_PLL_P, 204000000, 0 }, | |
2960 | { TEGRA210_CLK_EMC, TEGRA210_CLK_CLK_MAX, 0, 1 }, | |
2961 | { TEGRA210_CLK_MSELECT, TEGRA210_CLK_CLK_MAX, 0, 1 }, | |
2962 | { TEGRA210_CLK_CSITE, TEGRA210_CLK_CLK_MAX, 0, 1 }, | |
2963 | { TEGRA210_CLK_TSENSOR, TEGRA210_CLK_CLK_M, 400000, 0 }, | |
2964 | { TEGRA210_CLK_I2C1, TEGRA210_CLK_PLL_P, 0, 0 }, | |
2965 | { TEGRA210_CLK_I2C2, TEGRA210_CLK_PLL_P, 0, 0 }, | |
2966 | { TEGRA210_CLK_I2C3, TEGRA210_CLK_PLL_P, 0, 0 }, | |
2967 | { TEGRA210_CLK_I2C4, TEGRA210_CLK_PLL_P, 0, 0 }, | |
2968 | { TEGRA210_CLK_I2C5, TEGRA210_CLK_PLL_P, 0, 0 }, | |
2969 | { TEGRA210_CLK_I2C6, TEGRA210_CLK_PLL_P, 0, 0 }, | |
2970 | { TEGRA210_CLK_PLL_DP, TEGRA210_CLK_CLK_MAX, 270000000, 0 }, | |
2971 | { TEGRA210_CLK_SOC_THERM, TEGRA210_CLK_PLL_P, 51000000, 0 }, | |
2972 | { TEGRA210_CLK_CCLK_G, TEGRA210_CLK_CLK_MAX, 0, 1 }, | |
e745f992 PDS |
2973 | { TEGRA210_CLK_PLL_U_OUT1, TEGRA210_CLK_CLK_MAX, 48000000, 1 }, |
2974 | { TEGRA210_CLK_PLL_U_OUT2, TEGRA210_CLK_CLK_MAX, 60000000, 1 }, | |
6b301a05 RK |
2975 | /* This MUST be the last entry. */ |
2976 | { TEGRA210_CLK_CLK_MAX, TEGRA210_CLK_CLK_MAX, 0, 0 }, | |
2977 | }; | |
2978 | ||
2979 | /** | |
2980 | * tegra210_clock_apply_init_table - initialize clocks on Tegra210 SoCs | |
2981 | * | |
2982 | * Program an initial clock rate and enable or disable clocks needed | |
2983 | * by the rest of the kernel, for Tegra210 SoCs. It is intended to be | |
2984 | * called by assigning a pointer to it to tegra_clk_apply_init_table - | |
2985 | * this will be called as an arch_initcall. No return value. | |
2986 | */ | |
2987 | static void __init tegra210_clock_apply_init_table(void) | |
2988 | { | |
2989 | tegra_init_from_table(init_table, clks, TEGRA210_CLK_CLK_MAX); | |
2990 | } | |
2991 | ||
68d724ce PDS |
2992 | /** |
2993 | * tegra210_car_barrier - wait for pending writes to the CAR to complete | |
2994 | * | |
2995 | * Wait for any outstanding writes to the CAR MMIO space from this CPU | |
2996 | * to complete before continuing execution. No return value. | |
2997 | */ | |
2998 | static void tegra210_car_barrier(void) | |
2999 | { | |
3000 | readl_relaxed(clk_base + RST_DFLL_DVCO); | |
3001 | } | |
3002 | ||
3003 | /** | |
3004 | * tegra210_clock_assert_dfll_dvco_reset - assert the DFLL's DVCO reset | |
3005 | * | |
3006 | * Assert the reset line of the DFLL's DVCO. No return value. | |
3007 | */ | |
3008 | static void tegra210_clock_assert_dfll_dvco_reset(void) | |
3009 | { | |
3010 | u32 v; | |
3011 | ||
3012 | v = readl_relaxed(clk_base + RST_DFLL_DVCO); | |
3013 | v |= (1 << DVFS_DFLL_RESET_SHIFT); | |
3014 | writel_relaxed(v, clk_base + RST_DFLL_DVCO); | |
3015 | tegra210_car_barrier(); | |
3016 | } | |
3017 | ||
3018 | /** | |
3019 | * tegra210_clock_deassert_dfll_dvco_reset - deassert the DFLL's DVCO reset | |
3020 | * | |
3021 | * Deassert the reset line of the DFLL's DVCO, allowing the DVCO to | |
3022 | * operate. No return value. | |
3023 | */ | |
3024 | static void tegra210_clock_deassert_dfll_dvco_reset(void) | |
3025 | { | |
3026 | u32 v; | |
3027 | ||
3028 | v = readl_relaxed(clk_base + RST_DFLL_DVCO); | |
3029 | v &= ~(1 << DVFS_DFLL_RESET_SHIFT); | |
3030 | writel_relaxed(v, clk_base + RST_DFLL_DVCO); | |
3031 | tegra210_car_barrier(); | |
3032 | } | |
3033 | ||
3034 | static int tegra210_reset_assert(unsigned long id) | |
3035 | { | |
3036 | if (id == TEGRA210_RST_DFLL_DVCO) | |
3037 | tegra210_clock_assert_dfll_dvco_reset(); | |
3038 | else if (id == TEGRA210_RST_ADSP) | |
3039 | writel(GENMASK(26, 21) | BIT(7), | |
3040 | clk_base + CLK_RST_CONTROLLER_RST_DEV_Y_SET); | |
3041 | else | |
3042 | return -EINVAL; | |
3043 | ||
3044 | return 0; | |
3045 | } | |
3046 | ||
3047 | static int tegra210_reset_deassert(unsigned long id) | |
3048 | { | |
3049 | if (id == TEGRA210_RST_DFLL_DVCO) | |
3050 | tegra210_clock_deassert_dfll_dvco_reset(); | |
3051 | else if (id == TEGRA210_RST_ADSP) { | |
3052 | writel(BIT(21), clk_base + CLK_RST_CONTROLLER_RST_DEV_Y_CLR); | |
3053 | /* | |
3054 | * Considering adsp cpu clock (min: 12.5MHZ, max: 1GHz) | |
3055 | * a delay of 5us ensures that it's at least | |
3056 | * 6 * adsp_cpu_cycle_period long. | |
3057 | */ | |
3058 | udelay(5); | |
3059 | writel(GENMASK(26, 22) | BIT(7), | |
3060 | clk_base + CLK_RST_CONTROLLER_RST_DEV_Y_CLR); | |
3061 | } else | |
3062 | return -EINVAL; | |
3063 | ||
3064 | return 0; | |
3065 | } | |
3066 | ||
6b301a05 RK |
3067 | /** |
3068 | * tegra210_clock_init - Tegra210-specific clock initialization | |
3069 | * @np: struct device_node * of the DT node for the SoC CAR IP block | |
3070 | * | |
3071 | * Register most SoC clocks for the Tegra210 system-on-chip. Intended | |
3072 | * to be called by the OF init code when a DT node with the | |
3073 | * "nvidia,tegra210-car" string is encountered, and declared with | |
3074 | * CLK_OF_DECLARE. No return value. | |
3075 | */ | |
3076 | static void __init tegra210_clock_init(struct device_node *np) | |
3077 | { | |
3078 | struct device_node *node; | |
3079 | u32 value, clk_m_div; | |
3080 | ||
3081 | clk_base = of_iomap(np, 0); | |
3082 | if (!clk_base) { | |
3083 | pr_err("ioremap tegra210 CAR failed\n"); | |
3084 | return; | |
3085 | } | |
3086 | ||
3087 | node = of_find_matching_node(NULL, pmc_match); | |
3088 | if (!node) { | |
3089 | pr_err("Failed to find pmc node\n"); | |
3090 | WARN_ON(1); | |
3091 | return; | |
3092 | } | |
3093 | ||
3094 | pmc_base = of_iomap(node, 0); | |
3095 | if (!pmc_base) { | |
3096 | pr_err("Can't map pmc registers\n"); | |
3097 | WARN_ON(1); | |
3098 | return; | |
3099 | } | |
3100 | ||
3101 | clks = tegra_clk_init(clk_base, TEGRA210_CLK_CLK_MAX, | |
3102 | TEGRA210_CAR_BANK_COUNT); | |
3103 | if (!clks) | |
3104 | return; | |
3105 | ||
3106 | value = clk_readl(clk_base + SPARE_REG0) >> CLK_M_DIVISOR_SHIFT; | |
3107 | clk_m_div = (value & CLK_M_DIVISOR_MASK) + 1; | |
3108 | ||
3109 | if (tegra_osc_clk_init(clk_base, tegra210_clks, tegra210_input_freq, | |
3110 | ARRAY_SIZE(tegra210_input_freq), clk_m_div, | |
3111 | &osc_freq, &pll_ref_freq) < 0) | |
3112 | return; | |
3113 | ||
3114 | tegra_fixed_clk_init(tegra210_clks); | |
3115 | tegra210_pll_init(clk_base, pmc_base); | |
3116 | tegra210_periph_clk_init(clk_base, pmc_base); | |
3117 | tegra_audio_clk_init(clk_base, pmc_base, tegra210_clks, | |
3118 | tegra210_audio_plls, | |
3119 | ARRAY_SIZE(tegra210_audio_plls)); | |
3120 | tegra_pmc_clk_init(pmc_base, tegra210_clks); | |
3121 | ||
3122 | /* For Tegra210, PLLD is the only source for DSIA & DSIB */ | |
3123 | value = clk_readl(clk_base + PLLD_BASE); | |
3124 | value &= ~BIT(25); | |
3125 | clk_writel(value, clk_base + PLLD_BASE); | |
3126 | ||
3127 | tegra_clk_apply_init_table = tegra210_clock_apply_init_table; | |
3128 | ||
3129 | tegra_super_clk_gen5_init(clk_base, pmc_base, tegra210_clks, | |
3130 | &pll_x_params); | |
68d724ce PDS |
3131 | tegra_init_special_resets(2, tegra210_reset_assert, |
3132 | tegra210_reset_deassert); | |
3133 | ||
6b301a05 RK |
3134 | tegra_add_of_provider(np); |
3135 | tegra_register_devclks(devclks, ARRAY_SIZE(devclks)); | |
3136 | ||
3137 | tegra_cpu_car_ops = &tegra210_cpu_car_ops; | |
3138 | } | |
3139 | CLK_OF_DECLARE(tegra210, "nvidia,tegra210-car", tegra210_clock_init); |