Commit | Line | Data |
---|---|---|
30b8e27e PW |
1 | # SPDX-License-Identifier: GPL-2.0 |
2 | ||
3 | menuconfig CLK_SIFIVE | |
4 | bool "SiFive SoC driver support" | |
fb8b9d23 CD |
5 | depends on ARCH_SIFIVE || COMPILE_TEST |
6 | default ARCH_SIFIVE | |
30b8e27e PW |
7 | help |
8 | SoC drivers for SiFive Linux-capable SoCs. | |
9 | ||
10 | if CLK_SIFIVE | |
11 | ||
28108fc8 ZL |
12 | config CLK_SIFIVE_PRCI |
13 | bool "PRCI driver for SiFive SoCs" | |
fb8b9d23 | 14 | default ARCH_SIFIVE |
e4d368e0 GH |
15 | select RESET_CONTROLLER |
16 | select RESET_SIMPLE | |
30b8e27e PW |
17 | select CLK_ANALOGBITS_WRPLL_CLN28HPC |
18 | help | |
19 | Supports the Power Reset Clock interface (PRCI) IP block found in | |
efc91ae4 ZL |
20 | FU540/FU740 SoCs. If this kernel is meant to run on a SiFive FU540/ |
21 | FU740 SoCs, enable this driver. | |
30b8e27e PW |
22 | |
23 | endif |