gpio: ich: Convert to use SPDX identifier
[linux-2.6-block.git] / drivers / clk / clk-s2mps11.c
CommitLineData
94047d97
KK
1// SPDX-License-Identifier: GPL-2.0+
2//
3// clk-s2mps11.c - Clock driver for S2MPS11.
4//
5// Copyright (C) 2013,2014 Samsung Electornics
7cc560de
YSB
6
7#include <linux/module.h>
8#include <linux/err.h>
9#include <linux/of.h>
10#include <linux/clkdev.h>
11#include <linux/regmap.h>
12#include <linux/clk-provider.h>
13#include <linux/platform_device.h>
14#include <linux/mfd/samsung/s2mps11.h>
f928b53d 15#include <linux/mfd/samsung/s2mps13.h>
e8b60a45 16#include <linux/mfd/samsung/s2mps14.h>
e8e6b840 17#include <linux/mfd/samsung/s5m8767.h>
7cc560de
YSB
18#include <linux/mfd/samsung/core.h>
19
8748b4a7 20#include <dt-bindings/clock/samsung,s2mps11.h>
7cc560de
YSB
21
22struct s2mps11_clk {
23 struct sec_pmic_dev *iodev;
bf416bd4 24 struct device_node *clk_np;
7cc560de
YSB
25 struct clk_hw hw;
26 struct clk *clk;
27 struct clk_lookup *lookup;
28 u32 mask;
64d64c35 29 unsigned int reg;
7cc560de
YSB
30};
31
32static struct s2mps11_clk *to_s2mps11_clk(struct clk_hw *hw)
33{
34 return container_of(hw, struct s2mps11_clk, hw);
35}
36
37static int s2mps11_clk_prepare(struct clk_hw *hw)
38{
39 struct s2mps11_clk *s2mps11 = to_s2mps11_clk(hw);
7cc560de 40
7764d0cd 41 return regmap_update_bits(s2mps11->iodev->regmap_pmic,
64d64c35 42 s2mps11->reg,
7cc560de 43 s2mps11->mask, s2mps11->mask);
7cc560de
YSB
44}
45
46static void s2mps11_clk_unprepare(struct clk_hw *hw)
47{
48 struct s2mps11_clk *s2mps11 = to_s2mps11_clk(hw);
7cc560de 49
7764d0cd 50 regmap_update_bits(s2mps11->iodev->regmap_pmic, s2mps11->reg,
7cc560de 51 s2mps11->mask, ~s2mps11->mask);
7cc560de
YSB
52}
53
89ed7e6e 54static int s2mps11_clk_is_prepared(struct clk_hw *hw)
7cc560de 55{
89ed7e6e
KW
56 int ret;
57 u32 val;
7cc560de
YSB
58 struct s2mps11_clk *s2mps11 = to_s2mps11_clk(hw);
59
89ed7e6e
KW
60 ret = regmap_read(s2mps11->iodev->regmap_pmic,
61 s2mps11->reg, &val);
62 if (ret < 0)
63 return -EINVAL;
64
65 return val & s2mps11->mask;
7cc560de
YSB
66}
67
68static unsigned long s2mps11_clk_recalc_rate(struct clk_hw *hw,
69 unsigned long parent_rate)
70{
89ed7e6e 71 return 32768;
7cc560de
YSB
72}
73
74static struct clk_ops s2mps11_clk_ops = {
75 .prepare = s2mps11_clk_prepare,
76 .unprepare = s2mps11_clk_unprepare,
89ed7e6e 77 .is_prepared = s2mps11_clk_is_prepared,
7cc560de
YSB
78 .recalc_rate = s2mps11_clk_recalc_rate,
79};
80
31ad0e2a 81/* This s2mps11_clks_init tructure is common to s2mps11, s2mps13 and s2mps14 */
7cc560de
YSB
82static struct clk_init_data s2mps11_clks_init[S2MPS11_CLKS_NUM] = {
83 [S2MPS11_CLK_AP] = {
84 .name = "s2mps11_ap",
85 .ops = &s2mps11_clk_ops,
7cc560de
YSB
86 },
87 [S2MPS11_CLK_CP] = {
88 .name = "s2mps11_cp",
89 .ops = &s2mps11_clk_ops,
7cc560de
YSB
90 },
91 [S2MPS11_CLK_BT] = {
92 .name = "s2mps11_bt",
93 .ops = &s2mps11_clk_ops,
7cc560de
YSB
94 },
95};
96
e8b60a45
KK
97static struct device_node *s2mps11_clk_parse_dt(struct platform_device *pdev,
98 struct clk_init_data *clks_init)
7cc560de
YSB
99{
100 struct sec_pmic_dev *iodev = dev_get_drvdata(pdev->dev.parent);
101 struct device_node *clk_np;
102 int i;
103
104 if (!iodev->dev->of_node)
238e1405 105 return ERR_PTR(-EINVAL);
7cc560de 106
afbd1a0c 107 clk_np = of_get_child_by_name(iodev->dev->of_node, "clocks");
7cc560de
YSB
108 if (!clk_np) {
109 dev_err(&pdev->dev, "could not find clock sub-node\n");
110 return ERR_PTR(-EINVAL);
111 }
112
31ad0e2a 113 for (i = 0; i < S2MPS11_CLKS_NUM; i++)
7cc560de 114 of_property_read_string_index(clk_np, "clock-output-names", i,
e8b60a45 115 &clks_init[i].name);
7cc560de
YSB
116
117 return clk_np;
118}
119
120static int s2mps11_clk_probe(struct platform_device *pdev)
121{
122 struct sec_pmic_dev *iodev = dev_get_drvdata(pdev->dev.parent);
dedbb272 123 struct s2mps11_clk *s2mps11_clks;
b228fad5 124 struct clk_hw_onecell_data *clk_data;
64d64c35 125 unsigned int s2mps11_reg;
7cc560de 126 int i, ret = 0;
31ad0e2a 127 enum sec_device_type hwid = platform_get_device_id(pdev)->driver_data;
7cc560de 128
7764d0cd 129 s2mps11_clks = devm_kcalloc(&pdev->dev, S2MPS11_CLKS_NUM,
dedbb272 130 sizeof(*s2mps11_clks), GFP_KERNEL);
7cc560de
YSB
131 if (!s2mps11_clks)
132 return -ENOMEM;
133
0ed2dd03
KC
134 clk_data = devm_kzalloc(&pdev->dev,
135 struct_size(clk_data, hws, S2MPS11_CLKS_NUM),
b228fad5 136 GFP_KERNEL);
36da4def
AS
137 if (!clk_data)
138 return -ENOMEM;
139
31ad0e2a 140 switch (hwid) {
64d64c35
TB
141 case S2MPS11X:
142 s2mps11_reg = S2MPS11_REG_RTC_CTRL;
e8b60a45 143 break;
f928b53d
CC
144 case S2MPS13X:
145 s2mps11_reg = S2MPS13_REG_RTCCTRL;
f928b53d 146 break;
e8b60a45
KK
147 case S2MPS14X:
148 s2mps11_reg = S2MPS14_REG_RTCCTRL;
64d64c35 149 break;
e8e6b840
TB
150 case S5M8767X:
151 s2mps11_reg = S5M8767_REG_CTRL1;
152 break;
64d64c35
TB
153 default:
154 dev_err(&pdev->dev, "Invalid device type\n");
155 return -EINVAL;
250d07d1 156 }
64d64c35 157
e8b60a45 158 /* Store clocks of_node in first element of s2mps11_clks array */
31ad0e2a 159 s2mps11_clks->clk_np = s2mps11_clk_parse_dt(pdev, s2mps11_clks_init);
e8b60a45
KK
160 if (IS_ERR(s2mps11_clks->clk_np))
161 return PTR_ERR(s2mps11_clks->clk_np);
162
dedbb272 163 for (i = 0; i < S2MPS11_CLKS_NUM; i++) {
31ad0e2a 164 if (i == S2MPS11_CLK_CP && hwid == S2MPS14X)
e8b60a45 165 continue; /* Skip clocks not present in some devices */
dedbb272
AS
166 s2mps11_clks[i].iodev = iodev;
167 s2mps11_clks[i].hw.init = &s2mps11_clks_init[i];
168 s2mps11_clks[i].mask = 1 << i;
169 s2mps11_clks[i].reg = s2mps11_reg;
170
171 s2mps11_clks[i].clk = devm_clk_register(&pdev->dev,
172 &s2mps11_clks[i].hw);
173 if (IS_ERR(s2mps11_clks[i].clk)) {
7cc560de 174 dev_err(&pdev->dev, "Fail to register : %s\n",
dedbb272
AS
175 s2mps11_clks_init[i].name);
176 ret = PTR_ERR(s2mps11_clks[i].clk);
7cc560de
YSB
177 goto err_reg;
178 }
179
b228fad5 180 s2mps11_clks[i].lookup = clkdev_hw_create(&s2mps11_clks[i].hw,
dedbb272
AS
181 s2mps11_clks_init[i].name, NULL);
182 if (!s2mps11_clks[i].lookup) {
7cc560de 183 ret = -ENOMEM;
264e3b75 184 goto err_reg;
7cc560de 185 }
b228fad5 186 clk_data->hws[i] = &s2mps11_clks[i].hw;
e8b60a45 187 }
7cc560de 188
b228fad5
SB
189 clk_data->num = S2MPS11_CLKS_NUM;
190 of_clk_add_hw_provider(s2mps11_clks->clk_np, of_clk_hw_onecell_get,
191 clk_data);
7cc560de
YSB
192
193 platform_set_drvdata(pdev, s2mps11_clks);
194
195 return ret;
264e3b75 196
7cc560de 197err_reg:
264e3b75
AL
198 while (--i >= 0)
199 clkdev_drop(s2mps11_clks[i].lookup);
7cc560de
YSB
200
201 return ret;
202}
203
204static int s2mps11_clk_remove(struct platform_device *pdev)
205{
206 struct s2mps11_clk *s2mps11_clks = platform_get_drvdata(pdev);
207 int i;
208
bf416bd4
KK
209 of_clk_del_provider(s2mps11_clks[0].clk_np);
210 /* Drop the reference obtained in s2mps11_clk_parse_dt */
211 of_node_put(s2mps11_clks[0].clk_np);
212
e8b60a45
KK
213 for (i = 0; i < S2MPS11_CLKS_NUM; i++) {
214 /* Skip clocks not present on S2MPS14 */
215 if (!s2mps11_clks[i].lookup)
216 continue;
7cc560de 217 clkdev_drop(s2mps11_clks[i].lookup);
e8b60a45 218 }
7cc560de
YSB
219
220 return 0;
221}
222
223static const struct platform_device_id s2mps11_clk_id[] = {
64d64c35 224 { "s2mps11-clk", S2MPS11X},
f928b53d 225 { "s2mps13-clk", S2MPS13X},
e8b60a45 226 { "s2mps14-clk", S2MPS14X},
e8e6b840 227 { "s5m8767-clk", S5M8767X},
7cc560de
YSB
228 { },
229};
230MODULE_DEVICE_TABLE(platform, s2mps11_clk_id);
231
8985167e
KK
232#ifdef CONFIG_OF
233/*
234 * Device is instantiated through parent MFD device and device matching is done
235 * through platform_device_id.
236 *
237 * However if device's DT node contains proper clock compatible and driver is
238 * built as a module, then the *module* matching will be done trough DT aliases.
239 * This requires of_device_id table. In the same time this will not change the
240 * actual *device* matching so do not add .of_match_table.
241 */
9c940bbe 242static const struct of_device_id s2mps11_dt_match[] __used = {
8985167e
KK
243 {
244 .compatible = "samsung,s2mps11-clk",
245 .data = (void *)S2MPS11X,
246 }, {
247 .compatible = "samsung,s2mps13-clk",
248 .data = (void *)S2MPS13X,
249 }, {
250 .compatible = "samsung,s2mps14-clk",
251 .data = (void *)S2MPS14X,
252 }, {
253 .compatible = "samsung,s5m8767-clk",
254 .data = (void *)S5M8767X,
255 }, {
256 /* Sentinel */
257 },
258};
259MODULE_DEVICE_TABLE(of, s2mps11_dt_match);
260#endif
261
7cc560de
YSB
262static struct platform_driver s2mps11_clk_driver = {
263 .driver = {
264 .name = "s2mps11-clk",
7cc560de
YSB
265 },
266 .probe = s2mps11_clk_probe,
267 .remove = s2mps11_clk_remove,
268 .id_table = s2mps11_clk_id,
269};
270
271static int __init s2mps11_clk_init(void)
272{
273 return platform_driver_register(&s2mps11_clk_driver);
274}
275subsys_initcall(s2mps11_clk_init);
276
7764d0cd 277static void __exit s2mps11_clk_cleanup(void)
7cc560de
YSB
278{
279 platform_driver_unregister(&s2mps11_clk_driver);
280}
281module_exit(s2mps11_clk_cleanup);
282
283MODULE_DESCRIPTION("S2MPS11 Clock Driver");
284MODULE_AUTHOR("Yadwinder Singh Brar <yadi.brar@samsung.com>");
285MODULE_LICENSE("GPL");