Commit | Line | Data |
---|---|---|
13523363 MB |
1 | /* |
2 | * RNG driver for VIA RNGs | |
3 | * | |
4 | * Copyright 2005 (c) MontaVista Software, Inc. | |
5 | * | |
6 | * with the majority of the code coming from: | |
7 | * | |
8 | * Hardware driver for the Intel/AMD/VIA Random Number Generators (RNG) | |
9 | * (c) Copyright 2003 Red Hat Inc <jgarzik@redhat.com> | |
10 | * | |
11 | * derived from | |
12 | * | |
13 | * Hardware driver for the AMD 768 Random Number Generator (RNG) | |
77122d0b | 14 | * (c) Copyright 2001 Red Hat Inc |
13523363 MB |
15 | * |
16 | * derived from | |
17 | * | |
18 | * Hardware driver for Intel i810 Random Number Generator (RNG) | |
19 | * Copyright 2000,2001 Jeff Garzik <jgarzik@pobox.com> | |
20 | * Copyright 2000,2001 Philipp Rumpf <prumpf@mandrakesoft.com> | |
21 | * | |
22 | * This file is licensed under the terms of the GNU General Public | |
23 | * License version 2. This program is licensed "as is" without any | |
24 | * warranty of any kind, whether express or implied. | |
25 | */ | |
26 | ||
27 | #include <linux/module.h> | |
28 | #include <linux/kernel.h> | |
13523363 | 29 | #include <linux/hw_random.h> |
984e976f | 30 | #include <linux/delay.h> |
13523363 MB |
31 | #include <asm/io.h> |
32 | #include <asm/msr.h> | |
33 | #include <asm/cpufeature.h> | |
e4914012 | 34 | #include <asm/i387.h> |
13523363 MB |
35 | |
36 | ||
37 | #define PFX KBUILD_MODNAME ": " | |
38 | ||
39 | ||
40 | enum { | |
41 | VIA_STRFILT_CNT_SHIFT = 16, | |
42 | VIA_STRFILT_FAIL = (1 << 15), | |
43 | VIA_STRFILT_ENABLE = (1 << 14), | |
44 | VIA_RAWBITS_ENABLE = (1 << 13), | |
45 | VIA_RNG_ENABLE = (1 << 6), | |
11025e85 DJ |
46 | VIA_NOISESRC1 = (1 << 8), |
47 | VIA_NOISESRC2 = (1 << 9), | |
13523363 MB |
48 | VIA_XSTORE_CNT_MASK = 0x0F, |
49 | ||
50 | VIA_RNG_CHUNK_8 = 0x00, /* 64 rand bits, 64 stored bits */ | |
51 | VIA_RNG_CHUNK_4 = 0x01, /* 32 rand bits, 32 stored bits */ | |
52 | VIA_RNG_CHUNK_4_MASK = 0xFFFFFFFF, | |
53 | VIA_RNG_CHUNK_2 = 0x02, /* 16 rand bits, 32 stored bits */ | |
54 | VIA_RNG_CHUNK_2_MASK = 0xFFFF, | |
55 | VIA_RNG_CHUNK_1 = 0x03, /* 8 rand bits, 32 stored bits */ | |
56 | VIA_RNG_CHUNK_1_MASK = 0xFF, | |
57 | }; | |
58 | ||
59 | /* | |
60 | * Investigate using the 'rep' prefix to obtain 32 bits of random data | |
61 | * in one insn. The upside is potentially better performance. The | |
62 | * downside is that the instruction becomes no longer atomic. Due to | |
63 | * this, just like familiar issues with /dev/random itself, the worst | |
64 | * case of a 'rep xstore' could potentially pause a cpu for an | |
65 | * unreasonably long time. In practice, this condition would likely | |
66 | * only occur when the hardware is failing. (or so we hope :)) | |
67 | * | |
68 | * Another possible performance boost may come from simply buffering | |
69 | * until we have 4 bytes, thus returning a u32 at a time, | |
70 | * instead of the current u8-at-a-time. | |
e4914012 SS |
71 | * |
72 | * Padlock instructions can generate a spurious DNA fault, so | |
73 | * we have to call them in the context of irq_ts_save/restore() | |
13523363 MB |
74 | */ |
75 | ||
76 | static inline u32 xstore(u32 *addr, u32 edx_in) | |
77 | { | |
78 | u32 eax_out; | |
e4914012 SS |
79 | int ts_state; |
80 | ||
81 | ts_state = irq_ts_save(); | |
13523363 MB |
82 | |
83 | asm(".byte 0x0F,0xA7,0xC0 /* xstore %%edi (addr=%0) */" | |
0735ac1f | 84 | : "=m" (*addr), "=a" (eax_out), "+d" (edx_in), "+D" (addr)); |
13523363 | 85 | |
e4914012 | 86 | irq_ts_restore(ts_state); |
13523363 MB |
87 | return eax_out; |
88 | } | |
89 | ||
984e976f | 90 | static int via_rng_data_present(struct hwrng *rng, int wait) |
13523363 MB |
91 | { |
92 | u32 bytes_out; | |
93 | u32 *via_rng_datum = (u32 *)(&rng->priv); | |
984e976f | 94 | int i; |
13523363 MB |
95 | |
96 | /* We choose the recommended 1-byte-per-instruction RNG rate, | |
97 | * for greater randomness at the expense of speed. Larger | |
98 | * values 2, 4, or 8 bytes-per-instruction yield greater | |
99 | * speed at lesser randomness. | |
100 | * | |
101 | * If you change this to another VIA_CHUNK_n, you must also | |
102 | * change the ->n_bytes values in rng_vendor_ops[] tables. | |
103 | * VIA_CHUNK_8 requires further code changes. | |
104 | * | |
105 | * A copy of MSR_VIA_RNG is placed in eax_out when xstore | |
106 | * completes. | |
107 | */ | |
108 | ||
984e976f PM |
109 | for (i = 0; i < 20; i++) { |
110 | *via_rng_datum = 0; /* paranoia, not really necessary */ | |
111 | bytes_out = xstore(via_rng_datum, VIA_RNG_CHUNK_1); | |
112 | bytes_out &= VIA_XSTORE_CNT_MASK; | |
113 | if (bytes_out || !wait) | |
114 | break; | |
115 | udelay(10); | |
116 | } | |
117 | return bytes_out ? 1 : 0; | |
13523363 MB |
118 | } |
119 | ||
120 | static int via_rng_data_read(struct hwrng *rng, u32 *data) | |
121 | { | |
122 | u32 via_rng_datum = (u32)rng->priv; | |
123 | ||
124 | *data = via_rng_datum; | |
125 | ||
126 | return 1; | |
127 | } | |
128 | ||
129 | static int via_rng_init(struct hwrng *rng) | |
130 | { | |
11025e85 | 131 | struct cpuinfo_x86 *c = &cpu_data(0); |
13523363 MB |
132 | u32 lo, hi, old_lo; |
133 | ||
858576bd HW |
134 | /* VIA Nano CPUs don't have the MSR_VIA_RNG anymore. The RNG |
135 | * is always enabled if CPUID rng_en is set. There is no | |
136 | * RNG configuration like it used to be the case in this | |
137 | * register */ | |
138 | if ((c->x86 == 6) && (c->x86_model >= 0x0f)) { | |
139 | if (!cpu_has_xstore_enabled) { | |
140 | printk(KERN_ERR PFX "can't enable hardware RNG " | |
141 | "if XSTORE is not enabled\n"); | |
142 | return -ENODEV; | |
143 | } | |
144 | return 0; | |
145 | } | |
146 | ||
13523363 MB |
147 | /* Control the RNG via MSR. Tread lightly and pay very close |
148 | * close attention to values written, as the reserved fields | |
149 | * are documented to be "undefined and unpredictable"; but it | |
150 | * does not say to write them as zero, so I make a guess that | |
151 | * we restore the values we find in the register. | |
152 | */ | |
153 | rdmsr(MSR_VIA_RNG, lo, hi); | |
154 | ||
155 | old_lo = lo; | |
156 | lo &= ~(0x7f << VIA_STRFILT_CNT_SHIFT); | |
157 | lo &= ~VIA_XSTORE_CNT_MASK; | |
158 | lo &= ~(VIA_STRFILT_ENABLE | VIA_STRFILT_FAIL | VIA_RAWBITS_ENABLE); | |
159 | lo |= VIA_RNG_ENABLE; | |
11025e85 DJ |
160 | lo |= VIA_NOISESRC1; |
161 | ||
162 | /* Enable secondary noise source on CPUs where it is present. */ | |
163 | ||
164 | /* Nehemiah stepping 8 and higher */ | |
165 | if ((c->x86_model == 9) && (c->x86_mask > 7)) | |
166 | lo |= VIA_NOISESRC2; | |
167 | ||
168 | /* Esther */ | |
169 | if (c->x86_model >= 10) | |
170 | lo |= VIA_NOISESRC2; | |
13523363 MB |
171 | |
172 | if (lo != old_lo) | |
173 | wrmsr(MSR_VIA_RNG, lo, hi); | |
174 | ||
175 | /* perhaps-unnecessary sanity check; remove after testing if | |
176 | unneeded */ | |
177 | rdmsr(MSR_VIA_RNG, lo, hi); | |
178 | if ((lo & VIA_RNG_ENABLE) == 0) { | |
179 | printk(KERN_ERR PFX "cannot enable VIA C3 RNG, aborting\n"); | |
180 | return -ENODEV; | |
181 | } | |
182 | ||
183 | return 0; | |
184 | } | |
185 | ||
186 | ||
187 | static struct hwrng via_rng = { | |
188 | .name = "via", | |
189 | .init = via_rng_init, | |
190 | .data_present = via_rng_data_present, | |
191 | .data_read = via_rng_data_read, | |
192 | }; | |
193 | ||
194 | ||
195 | static int __init mod_init(void) | |
196 | { | |
197 | int err; | |
198 | ||
199 | if (!cpu_has_xstore) | |
200 | return -ENODEV; | |
201 | printk(KERN_INFO "VIA RNG detected\n"); | |
202 | err = hwrng_register(&via_rng); | |
203 | if (err) { | |
204 | printk(KERN_ERR PFX "RNG registering failed (%d)\n", | |
205 | err); | |
206 | goto out; | |
207 | } | |
208 | out: | |
209 | return err; | |
210 | } | |
211 | ||
212 | static void __exit mod_exit(void) | |
213 | { | |
214 | hwrng_unregister(&via_rng); | |
215 | } | |
216 | ||
56fb5fe9 | 217 | module_init(mod_init); |
13523363 MB |
218 | module_exit(mod_exit); |
219 | ||
608d1cd5 | 220 | MODULE_DESCRIPTION("H/W RNG driver for VIA CPU with PadLock"); |
13523363 | 221 | MODULE_LICENSE("GPL"); |