projects / linux-2.6-block.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
backing-dev: ensure wakeup_timer is deleted
[linux-2.6-block.git] / drivers / block / cciss.c
CommitLineData
1da177e4 1/*
bd4f36d6
MM		 2 * Disk Array driver for HP Smart Array controllers.
3 * (C) Copyright 2000, 2007 Hewlett-Packard Development Company, L.P.
1da177e4
LT		 4 *
5 * This program is free software; you can redistribute it and/or modify
6 * it under the terms of the GNU General Public License as published by
bd4f36d6 7 * the Free Software Foundation; version 2 of the License.
1da177e4
LT		 8 *
9 * This program is distributed in the hope that it will be useful,
10 * but WITHOUT ANY WARRANTY; without even the implied warranty of
bd4f36d6
MM		 11 * MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE. See the GNU
12 * General Public License for more details.
1da177e4
LT		 13 *
14 * You should have received a copy of the GNU General Public License
15 * along with this program; if not, write to the Free Software
bd4f36d6
MM		 16 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA
17 * 02111-1307, USA.
1da177e4
LT		 18 *
19 * Questions/Comments/Bugfixes to iss_storagedev@hp.com
20 *
21 */
22
1da177e4
LT		 23#include <linux/module.h>
24#include <linux/interrupt.h>
25#include <linux/types.h>
26#include <linux/pci.h>
27#include <linux/kernel.h>
28#include <linux/slab.h>
29#include <linux/delay.h>
30#include <linux/major.h>
31#include <linux/fs.h>
32#include <linux/bio.h>
33#include <linux/blkpg.h>
34#include <linux/timer.h>
35#include <linux/proc_fs.h>
89b6e743 36#include <linux/seq_file.h>
7c832835 37#include <linux/init.h>
4d761609 38#include <linux/jiffies.h>
1da177e4
LT		 39#include <linux/hdreg.h>
40#include <linux/spinlock.h>
41#include <linux/compat.h>
b368c9dd 42#include <linux/mutex.h>
1da177e4
LT		 43#include <asm/uaccess.h>
44#include <asm/io.h>
45
eb0df996 46#include <linux/dma-mapping.h>
1da177e4
LT		 47#include <linux/blkdev.h>
48#include <linux/genhd.h>
49#include <linux/completion.h>
d5d3b736 50#include <scsi/scsi.h>
03bbfee5
MMOD		 51#include <scsi/sg.h>
52#include <scsi/scsi_ioctl.h>
53#include <linux/cdrom.h>
231bc2a2 54#include <linux/scatterlist.h>
0a9279cc 55#include <linux/kthread.h>
1da177e4
LT		 56
57#define CCISS_DRIVER_VERSION(maj,min,submin) ((maj<<16)|(min<<8)|(submin))
841fdffd
MM		 58#define DRIVER_NAME "HP CISS Driver (v 3.6.26)"
59#define DRIVER_VERSION CCISS_DRIVER_VERSION(3, 6, 26)
1da177e4
LT		 60
61/* Embedded module documentation macros - see modules.h */
62MODULE_AUTHOR("Hewlett-Packard Company");
24aac480 63MODULE_DESCRIPTION("Driver for HP Smart Array Controllers");
841fdffd
MM		 64MODULE_SUPPORTED_DEVICE("HP Smart Array Controllers");
65MODULE_VERSION("3.6.26");
1da177e4 66MODULE_LICENSE("GPL");
8a4ec67b
SC		 67static int cciss_tape_cmds = 6;
68module_param(cciss_tape_cmds, int, 0644);
69MODULE_PARM_DESC(cciss_tape_cmds,
70 "number of commands to allocate for tape devices (default: 6)");
13049537
JH		 71static int cciss_simple_mode;
72module_param(cciss_simple_mode, int, S_IRUGO|S_IWUSR);
73MODULE_PARM_DESC(cciss_simple_mode,
74 "Use 'simple mode' rather than 'performant mode'");
1da177e4 75
2a48fc0a 76static DEFINE_MUTEX(cciss_mutex);
bbe425cd 77static struct proc_dir_entry *proc_cciss;
2ec24ff1 78
1da177e4
LT		 79#include "cciss_cmd.h"
80#include "cciss.h"
81#include <linux/cciss_ioctl.h>
82
83/* define the PCI info for the cards we can control */
84static const struct pci_device_id cciss_pci_device_id[] = {
f82ccdb9
BH		 85 {PCI_VENDOR_ID_COMPAQ, PCI_DEVICE_ID_COMPAQ_CISS, 0x0E11, 0x4070},
86 {PCI_VENDOR_ID_COMPAQ, PCI_DEVICE_ID_COMPAQ_CISSB, 0x0E11, 0x4080},
87 {PCI_VENDOR_ID_COMPAQ, PCI_DEVICE_ID_COMPAQ_CISSB, 0x0E11, 0x4082},
88 {PCI_VENDOR_ID_COMPAQ, PCI_DEVICE_ID_COMPAQ_CISSB, 0x0E11, 0x4083},
89 {PCI_VENDOR_ID_COMPAQ, PCI_DEVICE_ID_COMPAQ_CISSC, 0x0E11, 0x4091},
90 {PCI_VENDOR_ID_COMPAQ, PCI_DEVICE_ID_COMPAQ_CISSC, 0x0E11, 0x409A},
91 {PCI_VENDOR_ID_COMPAQ, PCI_DEVICE_ID_COMPAQ_CISSC, 0x0E11, 0x409B},
92 {PCI_VENDOR_ID_COMPAQ, PCI_DEVICE_ID_COMPAQ_CISSC, 0x0E11, 0x409C},
93 {PCI_VENDOR_ID_COMPAQ, PCI_DEVICE_ID_COMPAQ_CISSC, 0x0E11, 0x409D},
94 {PCI_VENDOR_ID_HP, PCI_DEVICE_ID_HP_CISSA, 0x103C, 0x3225},
95 {PCI_VENDOR_ID_HP, PCI_DEVICE_ID_HP_CISSC, 0x103C, 0x3223},
96 {PCI_VENDOR_ID_HP, PCI_DEVICE_ID_HP_CISSC, 0x103C, 0x3234},
97 {PCI_VENDOR_ID_HP, PCI_DEVICE_ID_HP_CISSC, 0x103C, 0x3235},
98 {PCI_VENDOR_ID_HP, PCI_DEVICE_ID_HP_CISSD, 0x103C, 0x3211},
99 {PCI_VENDOR_ID_HP, PCI_DEVICE_ID_HP_CISSD, 0x103C, 0x3212},
100 {PCI_VENDOR_ID_HP, PCI_DEVICE_ID_HP_CISSD, 0x103C, 0x3213},
101 {PCI_VENDOR_ID_HP, PCI_DEVICE_ID_HP_CISSD, 0x103C, 0x3214},
102 {PCI_VENDOR_ID_HP, PCI_DEVICE_ID_HP_CISSD, 0x103C, 0x3215},
de923916 103 {PCI_VENDOR_ID_HP, PCI_DEVICE_ID_HP_CISSC, 0x103C, 0x3237},
9cff3b38 104 {PCI_VENDOR_ID_HP, PCI_DEVICE_ID_HP_CISSC, 0x103C, 0x323D},
1da177e4
LT		 105 {0,}
106};
7c832835 107
1da177e4
LT		 108MODULE_DEVICE_TABLE(pci, cciss_pci_device_id);
109
1da177e4
LT		 110/* board_id = Subsystem Device ID & Vendor ID
111 * product = Marketing Name for the board
7c832835 112 * access = Address of the struct of function pointers
1da177e4
LT		 113 */
114static struct board_type products[] = {
49153998
MM		 115 {0x40700E11, "Smart Array 5300", &SA5_access},
116 {0x40800E11, "Smart Array 5i", &SA5B_access},
117 {0x40820E11, "Smart Array 532", &SA5B_access},
118 {0x40830E11, "Smart Array 5312", &SA5B_access},
119 {0x409A0E11, "Smart Array 641", &SA5_access},
120 {0x409B0E11, "Smart Array 642", &SA5_access},
121 {0x409C0E11, "Smart Array 6400", &SA5_access},
122 {0x409D0E11, "Smart Array 6400 EM", &SA5_access},
123 {0x40910E11, "Smart Array 6i", &SA5_access},
124 {0x3225103C, "Smart Array P600", &SA5_access},
4205df34
SC		 125 {0x3223103C, "Smart Array P800", &SA5_access},
126 {0x3234103C, "Smart Array P400", &SA5_access},
49153998
MM		 127 {0x3235103C, "Smart Array P400i", &SA5_access},
128 {0x3211103C, "Smart Array E200i", &SA5_access},
129 {0x3212103C, "Smart Array E200", &SA5_access},
130 {0x3213103C, "Smart Array E200i", &SA5_access},
131 {0x3214103C, "Smart Array E200i", &SA5_access},
132 {0x3215103C, "Smart Array E200i", &SA5_access},
133 {0x3237103C, "Smart Array E500", &SA5_access},
2ec24ff1
SC		 134 {0x3223103C, "Smart Array P800", &SA5_access},
135 {0x3234103C, "Smart Array P400", &SA5_access},
49153998 136 {0x323D103C, "Smart Array P700m", &SA5_access},
1da177e4
LT		 137};
138
d14c4ab5 139/* How long to wait (in milliseconds) for board to go into simple mode */
7c832835 140#define MAX_CONFIG_WAIT 30000
1da177e4
LT		 141#define MAX_IOCTL_CONFIG_WAIT 1000
142
143/*define how many times we will try a command because of bus resets */
144#define MAX_CMD_RETRIES 3
145
1da177e4
LT		 146#define MAX_CTLR 32
147
148/* Originally cciss driver only supports 8 major numbers */
149#define MAX_CTLR_ORIG 8
150
1da177e4
LT		 151static ctlr_info_t *hba[MAX_CTLR];
152
b368c9dd
AP		 153static struct task_struct *cciss_scan_thread;
154static DEFINE_MUTEX(scan_mutex);
155static LIST_HEAD(scan_q);
156
165125e1 157static void do_cciss_request(struct request_queue *q);
0c2b3908
MM		 158static irqreturn_t do_cciss_intx(int irq, void *dev_id);
159static irqreturn_t do_cciss_msix_intr(int irq, void *dev_id);
ef7822c2 160static int cciss_open(struct block_device *bdev, fmode_t mode);
6e9624b8 161static int cciss_unlocked_open(struct block_device *bdev, fmode_t mode);
ef7822c2 162static int cciss_release(struct gendisk *disk, fmode_t mode);
8a6cfeb6
AB		 163static int do_ioctl(struct block_device *bdev, fmode_t mode,
164 unsigned int cmd, unsigned long arg);
ef7822c2 165static int cciss_ioctl(struct block_device *bdev, fmode_t mode,
7c832835 166 unsigned int cmd, unsigned long arg);
a885c8c4 167static int cciss_getgeo(struct block_device *bdev, struct hd_geometry *geo);
1da177e4 168
1da177e4 169static int cciss_revalidate(struct gendisk *disk);
2d11d993 170static int rebuild_lun_table(ctlr_info_t *h, int first_time, int via_ioctl);
a0ea8622 171static int deregister_disk(ctlr_info_t *h, int drv_index,
2d11d993 172 int clear_all, int via_ioctl);
1da177e4 173
f70dba83 174static void cciss_read_capacity(ctlr_info_t *h, int logvol,
00988a35 175 sector_t *total_size, unsigned int *block_size);
f70dba83 176static void cciss_read_capacity_16(ctlr_info_t *h, int logvol,
00988a35 177 sector_t *total_size, unsigned int *block_size);
f70dba83 178static void cciss_geometry_inquiry(ctlr_info_t *h, int logvol,
7b838bde 179 sector_t total_size,
00988a35 180 unsigned int block_size, InquiryData_struct *inq_buff,
7c832835 181 drive_info_struct *drv);
dac5488a 182static void __devinit cciss_interrupt_mode(ctlr_info_t *);
13049537 183static int __devinit cciss_enter_simple_mode(struct ctlr_info *h);
7c832835 184static void start_io(ctlr_info_t *h);
f70dba83 185static int sendcmd_withirq(ctlr_info_t *h, __u8 cmd, void *buff, size_t size,
b57695fe 186 __u8 page_code, unsigned char scsi3addr[],
187 int cmd_type);
85cc61ae 188static int sendcmd_withirq_core(ctlr_info_t *h, CommandList_struct *c,
189 int attempt_retry);
190static int process_sendcmd_error(ctlr_info_t *h, CommandList_struct *c);
1da177e4 191
d6f4965d 192static int add_to_scan_list(struct ctlr_info *h);
0a9279cc
MM		 193static int scan_thread(void *data);
194static int check_for_unit_attention(ctlr_info_t *h, CommandList_struct *c);
617e1344
SC		 195static void cciss_hba_release(struct device *dev);
196static void cciss_device_release(struct device *dev);
361e9b07 197static void cciss_free_gendisk(ctlr_info_t *h, int drv_index);
9cef0d2f 198static void cciss_free_drive_info(ctlr_info_t *h, int drv_index);
29979a71 199static inline u32 next_command(ctlr_info_t *h);
a6528d01
SC		 200static int __devinit cciss_find_cfg_addrs(struct pci_dev *pdev,
201 void __iomem *vaddr, u32 *cfg_base_addr, u64 *cfg_base_addr_index,
202 u64 *cfg_offset);
203static int __devinit cciss_pci_find_memory_BAR(struct pci_dev *pdev,
204 unsigned long *memory_bar);
16011131 205static inline u32 cciss_tag_discard_error_bits(ctlr_info_t *h, u32 tag);
62710ae1
SC		 206static __devinit int write_driver_ver_to_cfgtable(
207 CfgTable_struct __iomem *cfgtable);
33079b21 208
5e216153
MM		 209/* performant mode helper functions */
210static void calc_bucket_map(int *bucket, int num_buckets, int nsgs,
211 int *bucket_map);
212static void cciss_put_controller_into_performant_mode(ctlr_info_t *h);
33079b21 213
1da177e4 214#ifdef CONFIG_PROC_FS
f70dba83 215static void cciss_procinit(ctlr_info_t *h);
1da177e4 216#else
f70dba83 217static void cciss_procinit(ctlr_info_t *h)
7c832835
BH		 218{
219}
220#endif /* CONFIG_PROC_FS */
1da177e4
LT		 221
222#ifdef CONFIG_COMPAT
ef7822c2
AV		 223static int cciss_compat_ioctl(struct block_device *, fmode_t,
224 unsigned, unsigned long);
1da177e4
LT		 225#endif
226
83d5cde4 227static const struct block_device_operations cciss_fops = {
7c832835 228 .owner = THIS_MODULE,
6e9624b8 229 .open = cciss_unlocked_open,
ef7822c2 230 .release = cciss_release,
8a6cfeb6 231 .ioctl = do_ioctl,
7c832835 232 .getgeo = cciss_getgeo,
1da177e4 233#ifdef CONFIG_COMPAT
ef7822c2 234 .compat_ioctl = cciss_compat_ioctl,
1da177e4 235#endif
7c832835 236 .revalidate_disk = cciss_revalidate,
1da177e4
LT		 237};
238
5e216153
MM		 239/* set_performant_mode: Modify the tag for cciss performant
240 * set bit 0 for pull model, bits 3-1 for block fetch
241 * register number
242 */
243static void set_performant_mode(ctlr_info_t *h, CommandList_struct *c)
244{
0498cc2a 245 if (likely(h->transMethod & CFGTBL_Trans_Performant))
5e216153
MM		 246 c->busaddr |= 1 | (h->blockFetchTable[c->Header.SGList] << 1);
247}
248
1da177e4
LT		 249/*
250 * Enqueuing and dequeuing functions for cmdlists.
251 */
e6e1ee93 252static inline void addQ(struct list_head *list, CommandList_struct *c)
1da177e4 253{
e6e1ee93 254 list_add_tail(&c->list, list);
1da177e4
LT		 255}
256
8a3173de 257static inline void removeQ(CommandList_struct *c)
1da177e4 258{
b59e64d0
HR		 259 /*
260 * After kexec/dump some commands might still
261 * be in flight, which the firmware will try
262 * to complete. Resetting the firmware doesn't work
263 * with old fw revisions, so we have to mark
264 * them off as 'stale' to prevent the driver from
265 * falling over.
266 */
e6e1ee93 267 if (WARN_ON(list_empty(&c->list))) {
b59e64d0 268 c->cmd_type = CMD_MSG_STALE;
8a3173de 269 return;
b59e64d0 270 }
8a3173de 271
e6e1ee93 272 list_del_init(&c->list);
1da177e4
LT		 273}
274
664a717d
MM		 275static void enqueue_cmd_and_start_io(ctlr_info_t *h,
276 CommandList_struct *c)
277{
278 unsigned long flags;
5e216153 279 set_performant_mode(h, c);
664a717d
MM		 280 spin_lock_irqsave(&h->lock, flags);
281 addQ(&h->reqQ, c);
282 h->Qdepth++;
2a643ec6
SC		 283 if (h->Qdepth > h->maxQsinceinit)
284 h->maxQsinceinit = h->Qdepth;
664a717d
MM		 285 start_io(h);
286 spin_unlock_irqrestore(&h->lock, flags);
287}
288
dccc9b56 289static void cciss_free_sg_chain_blocks(SGDescriptor_struct **cmd_sg_list,
49fc5601
SC		 290 int nr_cmds)
291{
292 int i;
293
294 if (!cmd_sg_list)
295 return;
296 for (i = 0; i < nr_cmds; i++) {
dccc9b56
SC		 297 kfree(cmd_sg_list[i]);
298 cmd_sg_list[i] = NULL;
49fc5601
SC		 299 }
300 kfree(cmd_sg_list);
301}
302
dccc9b56
SC		 303static SGDescriptor_struct **cciss_allocate_sg_chain_blocks(
304 ctlr_info_t *h, int chainsize, int nr_cmds)
49fc5601
SC		 305{
306 int j;
dccc9b56 307 SGDescriptor_struct **cmd_sg_list;
49fc5601
SC		 308
309 if (chainsize <= 0)
310 return NULL;
311
312 cmd_sg_list = kmalloc(sizeof(*cmd_sg_list) * nr_cmds, GFP_KERNEL);
313 if (!cmd_sg_list)
314 return NULL;
315
316 /* Build up chain blocks for each command */
317 for (j = 0; j < nr_cmds; j++) {
49fc5601 318 /* Need a block of chainsized s/g elements. */
dccc9b56
SC		 319 cmd_sg_list[j] = kmalloc((chainsize *
320 sizeof(*cmd_sg_list[j])), GFP_KERNEL);
321 if (!cmd_sg_list[j]) {
49fc5601
SC		 322 dev_err(&h->pdev->dev, "Cannot get memory "
323 "for s/g chains.\n");
324 goto clean;
325 }
326 }
327 return cmd_sg_list;
328clean:
329 cciss_free_sg_chain_blocks(cmd_sg_list, nr_cmds);
330 return NULL;
331}
332
d45033ef
SC		 333static void cciss_unmap_sg_chain_block(ctlr_info_t *h, CommandList_struct *c)
334{
335 SGDescriptor_struct *chain_sg;
336 u64bit temp64;
337
338 if (c->Header.SGTotal <= h->max_cmd_sgentries)
339 return;
340
341 chain_sg = &c->SG[h->max_cmd_sgentries - 1];
342 temp64.val32.lower = chain_sg->Addr.lower;
343 temp64.val32.upper = chain_sg->Addr.upper;
344 pci_unmap_single(h->pdev, temp64.val, chain_sg->Len, PCI_DMA_TODEVICE);
345}
346
347static void cciss_map_sg_chain_block(ctlr_info_t *h, CommandList_struct *c,
348 SGDescriptor_struct *chain_block, int len)
349{
350 SGDescriptor_struct *chain_sg;
351 u64bit temp64;
352
353 chain_sg = &c->SG[h->max_cmd_sgentries - 1];
354 chain_sg->Ext = CCISS_SG_CHAIN;
355 chain_sg->Len = len;
356 temp64.val = pci_map_single(h->pdev, chain_block, len,
357 PCI_DMA_TODEVICE);
358 chain_sg->Addr.lower = temp64.val32.lower;
359 chain_sg->Addr.upper = temp64.val32.upper;
360}
361
1da177e4
LT		 362#include "cciss_scsi.c" /* For SCSI tape support */
363
1e6f2dc1
AB		 364static const char *raid_label[] = { "0", "4", "1(1+0)", "5", "5+1", "ADG",
365 "UNKNOWN"
366};
0e4a9d03 367#define RAID_UNKNOWN (ARRAY_SIZE(raid_label)-1)
0f5486ec 368
1da177e4
LT		 369#ifdef CONFIG_PROC_FS
370
371/*
372 * Report information about this controller.
373 */
374#define ENG_GIG 1000000000
375#define ENG_GIG_FACTOR (ENG_GIG/512)
89b6e743 376#define ENGAGE_SCSI "engage scsi"
1da177e4 377
89b6e743 378static void cciss_seq_show_header(struct seq_file *seq)
1da177e4 379{
89b6e743
MM		 380 ctlr_info_t *h = seq->private;
381
382 seq_printf(seq, "%s: HP %s Controller\n"
383 "Board ID: 0x%08lx\n"
384 "Firmware Version: %c%c%c%c\n"
385 "IRQ: %d\n"
386 "Logical drives: %d\n"
387 "Current Q depth: %d\n"
388 "Current # commands on controller: %d\n"
389 "Max Q depth since init: %d\n"
390 "Max # commands on controller since init: %d\n"
391 "Max SG entries since init: %d\n",
392 h->devname,
393 h->product_name,
394 (unsigned long)h->board_id,
395 h->firm_ver[0], h->firm_ver[1], h->firm_ver[2],
13049537 396 h->firm_ver[3], (unsigned int)h->intr[h->intr_mode],
89b6e743
MM		 397 h->num_luns,
398 h->Qdepth, h->commands_outstanding,
399 h->maxQsinceinit, h->max_outstanding, h->maxSG);
400
401#ifdef CONFIG_CISS_SCSI_TAPE
f70dba83 402 cciss_seq_tape_report(seq, h);
89b6e743
MM		 403#endif /* CONFIG_CISS_SCSI_TAPE */
404}
1da177e4 405
89b6e743
MM		 406static void *cciss_seq_start(struct seq_file *seq, loff_t *pos)
407{
408 ctlr_info_t *h = seq->private;
89b6e743 409 unsigned long flags;
1da177e4
LT		 410
411 /* prevent displaying bogus info during configuration
412 * or deconfiguration of a logical volume
413 */
f70dba83 414 spin_lock_irqsave(&h->lock, flags);
1da177e4 415 if (h->busy_configuring) {
f70dba83 416 spin_unlock_irqrestore(&h->lock, flags);
89b6e743 417 return ERR_PTR(-EBUSY);
1da177e4
LT		 418 }
419 h->busy_configuring = 1;
f70dba83 420 spin_unlock_irqrestore(&h->lock, flags);
1da177e4 421
89b6e743
MM		 422 if (*pos == 0)
423 cciss_seq_show_header(seq);
424
425 return pos;
426}
427
428static int cciss_seq_show(struct seq_file *seq, void *v)
429{
430 sector_t vol_sz, vol_sz_frac;
431 ctlr_info_t *h = seq->private;
432 unsigned ctlr = h->ctlr;
433 loff_t *pos = v;
9cef0d2f 434 drive_info_struct *drv = h->drv[*pos];
89b6e743
MM		 435
436 if (*pos > h->highest_lun)
437 return 0;
438
531c2dc7
SC		 439 if (drv == NULL) /* it's possible for h->drv[] to have holes. */
440 return 0;
441
89b6e743
MM		 442 if (drv->heads == 0)
443 return 0;
444
445 vol_sz = drv->nr_blocks;
446 vol_sz_frac = sector_div(vol_sz, ENG_GIG_FACTOR);
447 vol_sz_frac *= 100;
448 sector_div(vol_sz_frac, ENG_GIG_FACTOR);
449
fa52bec9 450 if (drv->raid_level < 0 || drv->raid_level > RAID_UNKNOWN)
89b6e743
MM		 451 drv->raid_level = RAID_UNKNOWN;
452 seq_printf(seq, "cciss/c%dd%d:"
453 "\t%4u.%02uGB\tRAID %s\n",
454 ctlr, (int) *pos, (int)vol_sz, (int)vol_sz_frac,
455 raid_label[drv->raid_level]);
456 return 0;
457}
458
459static void *cciss_seq_next(struct seq_file *seq, void *v, loff_t *pos)
460{
461 ctlr_info_t *h = seq->private;
462
463 if (*pos > h->highest_lun)
464 return NULL;
465 *pos += 1;
466
467 return pos;
468}
469
470static void cciss_seq_stop(struct seq_file *seq, void *v)
471{
472 ctlr_info_t *h = seq->private;
473
474 /* Only reset h->busy_configuring if we succeeded in setting
475 * it during cciss_seq_start. */
476 if (v == ERR_PTR(-EBUSY))
477 return;
7c832835 478
1da177e4 479 h->busy_configuring = 0;
1da177e4
LT		 480}
481
88e9d34c 482static const struct seq_operations cciss_seq_ops = {
89b6e743
MM		 483 .start = cciss_seq_start,
484 .show = cciss_seq_show,
485 .next = cciss_seq_next,
486 .stop = cciss_seq_stop,
487};
488
489static int cciss_seq_open(struct inode *inode, struct file *file)
490{
491 int ret = seq_open(file, &cciss_seq_ops);
492 struct seq_file *seq = file->private_data;
493
494 if (!ret)
495 seq->private = PDE(inode)->data;
496
497 return ret;
498}
499
500static ssize_t
501cciss_proc_write(struct file *file, const char __user *buf,
502 size_t length, loff_t *ppos)
1da177e4 503{
89b6e743
MM		 504 int err;
505 char *buffer;
506
507#ifndef CONFIG_CISS_SCSI_TAPE
508 return -EINVAL;
1da177e4
LT		 509#endif
510
89b6e743 511 if (!buf || length > PAGE_SIZE - 1)
7c832835 512 return -EINVAL;
89b6e743
MM		 513
514 buffer = (char *)__get_free_page(GFP_KERNEL);
515 if (!buffer)
516 return -ENOMEM;
517
518 err = -EFAULT;
519 if (copy_from_user(buffer, buf, length))
520 goto out;
521 buffer[length] = '\0';
522
523#ifdef CONFIG_CISS_SCSI_TAPE
524 if (strncmp(ENGAGE_SCSI, buffer, sizeof ENGAGE_SCSI - 1) == 0) {
525 struct seq_file *seq = file->private_data;
526 ctlr_info_t *h = seq->private;
89b6e743 527
f70dba83 528 err = cciss_engage_scsi(h);
8721c81f 529 if (err == 0)
89b6e743
MM		 530 err = length;
531 } else
532#endif /* CONFIG_CISS_SCSI_TAPE */
533 err = -EINVAL;
7c832835
BH		 534 /* might be nice to have "disengage" too, but it's not
535 safely possible. (only 1 module use count, lock issues.) */
89b6e743
MM		 536
537out:
538 free_page((unsigned long)buffer);
539 return err;
1da177e4
LT		 540}
541
828c0950 542static const struct file_operations cciss_proc_fops = {
89b6e743
MM		 543 .owner = THIS_MODULE,
544 .open = cciss_seq_open,
545 .read = seq_read,
546 .llseek = seq_lseek,
547 .release = seq_release,
548 .write = cciss_proc_write,
549};
550
f70dba83 551static void __devinit cciss_procinit(ctlr_info_t *h)
1da177e4
LT		 552{
553 struct proc_dir_entry *pde;
554
89b6e743 555 if (proc_cciss == NULL)
928b4d8c 556 proc_cciss = proc_mkdir("driver/cciss", NULL);
89b6e743
MM		 557 if (!proc_cciss)
558 return;
f70dba83 559 pde = proc_create_data(h->devname, S_IWUSR | S_IRUSR | S_IRGRP |
89b6e743 560 S_IROTH, proc_cciss,
f70dba83 561 &cciss_proc_fops, h);
1da177e4 562}
7c832835 563#endif /* CONFIG_PROC_FS */
1da177e4 564
7fe06326
AP		 565#define MAX_PRODUCT_NAME_LEN 19
566
567#define to_hba(n) container_of(n, struct ctlr_info, dev)
568#define to_drv(n) container_of(n, drive_info_struct, dev)
569
ec52d5f1 570/* List of controllers which cannot be hard reset on kexec with reset_devices */
957c2ec5
SC		 571static u32 unresettable_controller[] = {
572 0x324a103C, /* Smart Array P712m */
573 0x324b103C, /* SmartArray P711m */
574 0x3223103C, /* Smart Array P800 */
575 0x3234103C, /* Smart Array P400 */
576 0x3235103C, /* Smart Array P400i */
577 0x3211103C, /* Smart Array E200i */
578 0x3212103C, /* Smart Array E200 */
579 0x3213103C, /* Smart Array E200i */
580 0x3214103C, /* Smart Array E200i */
581 0x3215103C, /* Smart Array E200i */
582 0x3237103C, /* Smart Array E500 */
583 0x323D103C, /* Smart Array P700m */
584 0x409C0E11, /* Smart Array 6400 */
585 0x409D0E11, /* Smart Array 6400 EM */
586};
587
ec52d5f1
SC		 588/* List of controllers which cannot even be soft reset */
589static u32 soft_unresettable_controller[] = {
590 0x409C0E11, /* Smart Array 6400 */
591 0x409D0E11, /* Smart Array 6400 EM */
592};
593
594static int ctlr_is_hard_resettable(u32 board_id)
957c2ec5
SC		 595{
596 int i;
597
598 for (i = 0; i < ARRAY_SIZE(unresettable_controller); i++)
ec52d5f1 599 if (unresettable_controller[i] == board_id)
957c2ec5
SC		 600 return 0;
601 return 1;
602}
603
ec52d5f1
SC		 604static int ctlr_is_soft_resettable(u32 board_id)
605{
606 int i;
607
608 for (i = 0; i < ARRAY_SIZE(soft_unresettable_controller); i++)
609 if (soft_unresettable_controller[i] == board_id)
610 return 0;
611 return 1;
612}
613
614static int ctlr_is_resettable(u32 board_id)
615{
616 return ctlr_is_hard_resettable(board_id) ||
617 ctlr_is_soft_resettable(board_id);
618}
619
957c2ec5
SC		 620static ssize_t host_show_resettable(struct device *dev,
621 struct device_attribute *attr,
622 char *buf)
623{
624 struct ctlr_info *h = to_hba(dev);
625
ec52d5f1 626 return snprintf(buf, 20, "%d\n", ctlr_is_resettable(h->board_id));
957c2ec5
SC		 627}
628static DEVICE_ATTR(resettable, S_IRUGO, host_show_resettable, NULL);
629
d6f4965d
AP		 630static ssize_t host_store_rescan(struct device *dev,
631 struct device_attribute *attr,
632 const char *buf, size_t count)
633{
634 struct ctlr_info *h = to_hba(dev);
635
636 add_to_scan_list(h);
637 wake_up_process(cciss_scan_thread);
638 wait_for_completion_interruptible(&h->scan_wait);
639
640 return count;
641}
8ba95c69 642static DEVICE_ATTR(rescan, S_IWUSR, NULL, host_store_rescan);
7fe06326 643
f963d270
JH		 644static ssize_t host_show_transport_mode(struct device *dev,
645 struct device_attribute *attr,
646 char *buf)
647{
648 struct ctlr_info *h = to_hba(dev);
649
650 return snprintf(buf, 20, "%s\n",
651 h->transMethod & CFGTBL_Trans_Performant ?
652 "performant" : "simple");
653}
654static DEVICE_ATTR(transport_mode, S_IRUGO, host_show_transport_mode, NULL);
655
7fe06326
AP		 656static ssize_t dev_show_unique_id(struct device *dev,
657 struct device_attribute *attr,
658 char *buf)
659{
660 drive_info_struct *drv = to_drv(dev);
661 struct ctlr_info *h = to_hba(drv->dev.parent);
662 __u8 sn[16];
663 unsigned long flags;
664 int ret = 0;
665
f70dba83 666 spin_lock_irqsave(&h->lock, flags);
7fe06326
AP		 667 if (h->busy_configuring)
668 ret = -EBUSY;
669 else
670 memcpy(sn, drv->serial_no, sizeof(sn));
f70dba83 671 spin_unlock_irqrestore(&h->lock, flags);
7fe06326
AP		 672
673 if (ret)
674 return ret;
675 else
676 return snprintf(buf, 16 * 2 + 2,
677 "%02X%02X%02X%02X%02X%02X%02X%02X"
678 "%02X%02X%02X%02X%02X%02X%02X%02X\n",
679 sn[0], sn[1], sn[2], sn[3],
680 sn[4], sn[5], sn[6], sn[7],
681 sn[8], sn[9], sn[10], sn[11],
682 sn[12], sn[13], sn[14], sn[15]);
683}
8ba95c69 684static DEVICE_ATTR(unique_id, S_IRUGO, dev_show_unique_id, NULL);
7fe06326
AP		 685
686static ssize_t dev_show_vendor(struct device *dev,
687 struct device_attribute *attr,
688 char *buf)
689{
690 drive_info_struct *drv = to_drv(dev);
691 struct ctlr_info *h = to_hba(drv->dev.parent);
692 char vendor[VENDOR_LEN + 1];
693 unsigned long flags;
694 int ret = 0;
695
f70dba83 696 spin_lock_irqsave(&h->lock, flags);
7fe06326
AP		 697 if (h->busy_configuring)
698 ret = -EBUSY;
699 else
700 memcpy(vendor, drv->vendor, VENDOR_LEN + 1);
f70dba83 701 spin_unlock_irqrestore(&h->lock, flags);
7fe06326
AP		 702
703 if (ret)
704 return ret;
705 else
706 return snprintf(buf, sizeof(vendor) + 1, "%s\n", drv->vendor);
707}
8ba95c69 708static DEVICE_ATTR(vendor, S_IRUGO, dev_show_vendor, NULL);
7fe06326
AP		 709
710static ssize_t dev_show_model(struct device *dev,
711 struct device_attribute *attr,
712 char *buf)
713{
714 drive_info_struct *drv = to_drv(dev);
715 struct ctlr_info *h = to_hba(drv->dev.parent);
716 char model[MODEL_LEN + 1];
717 unsigned long flags;
718 int ret = 0;
719
f70dba83 720 spin_lock_irqsave(&h->lock, flags);
7fe06326
AP		 721 if (h->busy_configuring)
722 ret = -EBUSY;
723 else
724 memcpy(model, drv->model, MODEL_LEN + 1);
f70dba83 725 spin_unlock_irqrestore(&h->lock, flags);
7fe06326
AP		 726
727 if (ret)
728 return ret;
729 else
730 return snprintf(buf, sizeof(model) + 1, "%s\n", drv->model);
731}
8ba95c69 732static DEVICE_ATTR(model, S_IRUGO, dev_show_model, NULL);
7fe06326
AP		 733
734static ssize_t dev_show_rev(struct device *dev,
735 struct device_attribute *attr,
736 char *buf)
737{
738 drive_info_struct *drv = to_drv(dev);
739 struct ctlr_info *h = to_hba(drv->dev.parent);
740 char rev[REV_LEN + 1];
741 unsigned long flags;
742 int ret = 0;
743
f70dba83 744 spin_lock_irqsave(&h->lock, flags);
7fe06326
AP		 745 if (h->busy_configuring)
746 ret = -EBUSY;
747 else
748 memcpy(rev, drv->rev, REV_LEN + 1);
f70dba83 749 spin_unlock_irqrestore(&h->lock, flags);
7fe06326
AP		 750
751 if (ret)
752 return ret;
753 else
754 return snprintf(buf, sizeof(rev) + 1, "%s\n", drv->rev);
755}
8ba95c69 756static DEVICE_ATTR(rev, S_IRUGO, dev_show_rev, NULL);
7fe06326 757
ce84a8ae
SC		 758static ssize_t cciss_show_lunid(struct device *dev,
759 struct device_attribute *attr, char *buf)
760{
9cef0d2f
SC		 761 drive_info_struct *drv = to_drv(dev);
762 struct ctlr_info *h = to_hba(drv->dev.parent);
ce84a8ae
SC		 763 unsigned long flags;
764 unsigned char lunid[8];
765
f70dba83 766 spin_lock_irqsave(&h->lock, flags);
ce84a8ae 767 if (h->busy_configuring) {
f70dba83 768 spin_unlock_irqrestore(&h->lock, flags);
ce84a8ae
SC		 769 return -EBUSY;
770 }
771 if (!drv->heads) {
f70dba83 772 spin_unlock_irqrestore(&h->lock, flags);
ce84a8ae
SC		 773 return -ENOTTY;
774 }
775 memcpy(lunid, drv->LunID, sizeof(lunid));
f70dba83 776 spin_unlock_irqrestore(&h->lock, flags);
ce84a8ae
SC		 777 return snprintf(buf, 20, "0x%02x%02x%02x%02x%02x%02x%02x%02x\n",
778 lunid[0], lunid[1], lunid[2], lunid[3],
779 lunid[4], lunid[5], lunid[6], lunid[7]);
780}
8ba95c69 781static DEVICE_ATTR(lunid, S_IRUGO, cciss_show_lunid, NULL);
ce84a8ae 782
3ff1111d
SC		 783static ssize_t cciss_show_raid_level(struct device *dev,
784 struct device_attribute *attr, char *buf)
785{
9cef0d2f
SC		 786 drive_info_struct *drv = to_drv(dev);
787 struct ctlr_info *h = to_hba(drv->dev.parent);
3ff1111d
SC		 788 int raid;
789 unsigned long flags;
790
f70dba83 791 spin_lock_irqsave(&h->lock, flags);
3ff1111d 792 if (h->busy_configuring) {
f70dba83 793 spin_unlock_irqrestore(&h->lock, flags);
3ff1111d
SC		 794 return -EBUSY;
795 }
796 raid = drv->raid_level;
f70dba83 797 spin_unlock_irqrestore(&h->lock, flags);
3ff1111d
SC		 798 if (raid < 0 || raid > RAID_UNKNOWN)
799 raid = RAID_UNKNOWN;
800
801 return snprintf(buf, strlen(raid_label[raid]) + 7, "RAID %s\n",
802 raid_label[raid]);
803}
8ba95c69 804static DEVICE_ATTR(raid_level, S_IRUGO, cciss_show_raid_level, NULL);
3ff1111d 805
e272afec
SC		 806static ssize_t cciss_show_usage_count(struct device *dev,
807 struct device_attribute *attr, char *buf)
808{
9cef0d2f
SC		 809 drive_info_struct *drv = to_drv(dev);
810 struct ctlr_info *h = to_hba(drv->dev.parent);
e272afec
SC		 811 unsigned long flags;
812 int count;
813
f70dba83 814 spin_lock_irqsave(&h->lock, flags);
e272afec 815 if (h->busy_configuring) {
f70dba83 816 spin_unlock_irqrestore(&h->lock, flags);
e272afec
SC		 817 return -EBUSY;
818 }
819 count = drv->usage_count;
f70dba83 820 spin_unlock_irqrestore(&h->lock, flags);
e272afec
SC		 821 return snprintf(buf, 20, "%d\n", count);
822}
8ba95c69 823static DEVICE_ATTR(usage_count, S_IRUGO, cciss_show_usage_count, NULL);
e272afec 824
d6f4965d
AP		 825static struct attribute *cciss_host_attrs[] = {
826 &dev_attr_rescan.attr,
957c2ec5 827 &dev_attr_resettable.attr,
f963d270 828 &dev_attr_transport_mode.attr,
d6f4965d
AP		 829 NULL
830};
831
832static struct attribute_group cciss_host_attr_group = {
833 .attrs = cciss_host_attrs,
834};
835
9f792d9f 836static const struct attribute_group *cciss_host_attr_groups[] = {
d6f4965d
AP		 837 &cciss_host_attr_group,
838 NULL
839};
840
841static struct device_type cciss_host_type = {
842 .name = "cciss_host",
843 .groups = cciss_host_attr_groups,
617e1344 844 .release = cciss_hba_release,
d6f4965d
AP		 845};
846
7fe06326
AP		 847static struct attribute *cciss_dev_attrs[] = {
848 &dev_attr_unique_id.attr,
849 &dev_attr_model.attr,
850 &dev_attr_vendor.attr,
851 &dev_attr_rev.attr,
ce84a8ae 852 &dev_attr_lunid.attr,
3ff1111d 853 &dev_attr_raid_level.attr,
e272afec 854 &dev_attr_usage_count.attr,
7fe06326
AP		 855 NULL
856};
857
858static struct attribute_group cciss_dev_attr_group = {
859 .attrs = cciss_dev_attrs,
860};
861
a4dbd674 862static const struct attribute_group *cciss_dev_attr_groups[] = {
7fe06326
AP		 863 &cciss_dev_attr_group,
864 NULL
865};
866
867static struct device_type cciss_dev_type = {
868 .name = "cciss_device",
869 .groups = cciss_dev_attr_groups,
617e1344 870 .release = cciss_device_release,
7fe06326
AP		 871};
872
873static struct bus_type cciss_bus_type = {
874 .name = "cciss",
875};
876
617e1344
SC		 877/*
878 * cciss_hba_release is called when the reference count
879 * of h->dev goes to zero.
880 */
881static void cciss_hba_release(struct device *dev)
882{
883 /*
884 * nothing to do, but need this to avoid a warning
885 * about not having a release handler from lib/kref.c.
886 */
887}
7fe06326
AP		 888
889/*
890 * Initialize sysfs entry for each controller. This sets up and registers
891 * the 'cciss#' directory for each individual controller under
892 * /sys/bus/pci/devices/<dev>/.
893 */
894static int cciss_create_hba_sysfs_entry(struct ctlr_info *h)
895{
896 device_initialize(&h->dev);
897 h->dev.type = &cciss_host_type;
898 h->dev.bus = &cciss_bus_type;
899 dev_set_name(&h->dev, "%s", h->devname);
900 h->dev.parent = &h->pdev->dev;
901
902 return device_add(&h->dev);
903}
904
905/*
906 * Remove sysfs entries for an hba.
907 */
908static void cciss_destroy_hba_sysfs_entry(struct ctlr_info *h)
909{
910 device_del(&h->dev);
617e1344
SC		 911 put_device(&h->dev); /* final put. */
912}
913
914/* cciss_device_release is called when the reference count
9cef0d2f 915 * of h->drv[x]dev goes to zero.
617e1344
SC		 916 */
917static void cciss_device_release(struct device *dev)
918{
9cef0d2f
SC		 919 drive_info_struct *drv = to_drv(dev);
920 kfree(drv);
7fe06326
AP		 921}
922
923/*
924 * Initialize sysfs for each logical drive. This sets up and registers
925 * the 'c#d#' directory for each individual logical drive under
926 * /sys/bus/pci/devices/<dev/ccis#/. We also create a link from
927 * /sys/block/cciss!c#d# to this entry.
928 */
617e1344 929static long cciss_create_ld_sysfs_entry(struct ctlr_info *h,
7fe06326
AP		 930 int drv_index)
931{
617e1344
SC		 932 struct device *dev;
933
9cef0d2f 934 if (h->drv[drv_index]->device_initialized)
8ce51966
SC		 935 return 0;
936
9cef0d2f 937 dev = &h->drv[drv_index]->dev;
617e1344
SC		 938 device_initialize(dev);
939 dev->type = &cciss_dev_type;
940 dev->bus = &cciss_bus_type;
941 dev_set_name(dev, "c%dd%d", h->ctlr, drv_index);
942 dev->parent = &h->dev;
9cef0d2f 943 h->drv[drv_index]->device_initialized = 1;
617e1344 944 return device_add(dev);
7fe06326
AP		 945}
946
947/*
948 * Remove sysfs entries for a logical drive.
949 */
8ce51966
SC		 950static void cciss_destroy_ld_sysfs_entry(struct ctlr_info *h, int drv_index,
951 int ctlr_exiting)
7fe06326 952{
9cef0d2f 953 struct device *dev = &h->drv[drv_index]->dev;
8ce51966
SC		 954
955 /* special case for c*d0, we only destroy it on controller exit */
956 if (drv_index == 0 && !ctlr_exiting)
957 return;
958
617e1344
SC		 959 device_del(dev);
960 put_device(dev); /* the "final" put. */
9cef0d2f 961 h->drv[drv_index] = NULL;
7fe06326
AP		 962}
963
7c832835
BH		 964/*
965 * For operations that cannot sleep, a command block is allocated at init,
1da177e4 966 * and managed by cmd_alloc() and cmd_free() using a simple bitmap to track
6b4d96b8 967 * which ones are free or in use.
7c832835 968 */
6b4d96b8 969static CommandList_struct *cmd_alloc(ctlr_info_t *h)
1da177e4
LT		 970{
971 CommandList_struct *c;
7c832835 972 int i;
1da177e4
LT		 973 u64bit temp64;
974 dma_addr_t cmd_dma_handle, err_dma_handle;
975
6b4d96b8
SC		 976 do {
977 i = find_first_zero_bit(h->cmd_pool_bits, h->nr_cmds);
978 if (i == h->nr_cmds)
7c832835 979 return NULL;
6b4d96b8
SC		 980 } while (test_and_set_bit(i & (BITS_PER_LONG - 1),
981 h->cmd_pool_bits + (i / BITS_PER_LONG)) != 0);
6b4d96b8
SC		 982 c = h->cmd_pool + i;
983 memset(c, 0, sizeof(CommandList_struct));
984 cmd_dma_handle = h->cmd_pool_dhandle + i * sizeof(CommandList_struct);
985 c->err_info = h->errinfo_pool + i;
986 memset(c->err_info, 0, sizeof(ErrorInfo_struct));
987 err_dma_handle = h->errinfo_pool_dhandle
988 + i * sizeof(ErrorInfo_struct);
989 h->nr_allocs++;
1da177e4 990
6b4d96b8 991 c->cmdindex = i;
33079b21 992
e6e1ee93 993 INIT_LIST_HEAD(&c->list);
6b4d96b8
SC		 994 c->busaddr = (__u32) cmd_dma_handle;
995 temp64.val = (__u64) err_dma_handle;
996 c->ErrDesc.Addr.lower = temp64.val32.lower;
997 c->ErrDesc.Addr.upper = temp64.val32.upper;
998 c->ErrDesc.Len = sizeof(ErrorInfo_struct);
7c832835 999
6b4d96b8
SC		 1000 c->ctlr = h->ctlr;
1001 return c;
1002}
33079b21 1003
6b4d96b8
SC		 1004/* allocate a command using pci_alloc_consistent, used for ioctls,
1005 * etc., not for the main i/o path.
1006 */
1007static CommandList_struct *cmd_special_alloc(ctlr_info_t *h)
1008{
1009 CommandList_struct *c;
1010 u64bit temp64;
1011 dma_addr_t cmd_dma_handle, err_dma_handle;
1012
1013 c = (CommandList_struct *) pci_alloc_consistent(h->pdev,
1014 sizeof(CommandList_struct), &cmd_dma_handle);
1015 if (c == NULL)
1016 return NULL;
1017 memset(c, 0, sizeof(CommandList_struct));
1018
1019 c->cmdindex = -1;
1020
1021 c->err_info = (ErrorInfo_struct *)
1022 pci_alloc_consistent(h->pdev, sizeof(ErrorInfo_struct),
1023 &err_dma_handle);
1024
1025 if (c->err_info == NULL) {
1026 pci_free_consistent(h->pdev,
1027 sizeof(CommandList_struct), c, cmd_dma_handle);
1028 return NULL;
7c832835 1029 }
6b4d96b8 1030 memset(c->err_info, 0, sizeof(ErrorInfo_struct));
1da177e4 1031
e6e1ee93 1032 INIT_LIST_HEAD(&c->list);
1da177e4 1033 c->busaddr = (__u32) cmd_dma_handle;
7c832835 1034 temp64.val = (__u64) err_dma_handle;
1da177e4
LT		 1035 c->ErrDesc.Addr.lower = temp64.val32.lower;
1036 c->ErrDesc.Addr.upper = temp64.val32.upper;
1037 c->ErrDesc.Len = sizeof(ErrorInfo_struct);
1da177e4 1038
7c832835
BH		 1039 c->ctlr = h->ctlr;
1040 return c;
1da177e4
LT		 1041}
1042
6b4d96b8 1043static void cmd_free(ctlr_info_t *h, CommandList_struct *c)
1da177e4
LT		 1044{
1045 int i;
6b4d96b8
SC		 1046
1047 i = c - h->cmd_pool;
1048 clear_bit(i & (BITS_PER_LONG - 1),
1049 h->cmd_pool_bits + (i / BITS_PER_LONG));
1050 h->nr_frees++;
1051}
1052
1053static void cmd_special_free(ctlr_info_t *h, CommandList_struct *c)
1054{
1da177e4
LT		 1055 u64bit temp64;
1056
6b4d96b8
SC		 1057 temp64.val32.lower = c->ErrDesc.Addr.lower;
1058 temp64.val32.upper = c->ErrDesc.Addr.upper;
1059 pci_free_consistent(h->pdev, sizeof(ErrorInfo_struct),
1060 c->err_info, (dma_addr_t) temp64.val);
16011131
SC		 1061 pci_free_consistent(h->pdev, sizeof(CommandList_struct), c,
1062 (dma_addr_t) cciss_tag_discard_error_bits(h, (u32) c->busaddr));
1da177e4
LT		 1063}
1064
1065static inline ctlr_info_t *get_host(struct gendisk *disk)
1066{
7c832835 1067 return disk->queue->queuedata;
1da177e4
LT		 1068}
1069
1070static inline drive_info_struct *get_drv(struct gendisk *disk)
1071{
1072 return disk->private_data;
1073}
1074
1075/*
1076 * Open. Make sure the device is really there.
1077 */
ef7822c2 1078static int cciss_open(struct block_device *bdev, fmode_t mode)
1da177e4 1079{
f70dba83 1080 ctlr_info_t *h = get_host(bdev->bd_disk);
ef7822c2 1081 drive_info_struct *drv = get_drv(bdev->bd_disk);
1da177e4 1082
b2a4a43d 1083 dev_dbg(&h->pdev->dev, "cciss_open %s\n", bdev->bd_disk->disk_name);
2e043986 1084 if (drv->busy_configuring)
ddd47442 1085 return -EBUSY;
1da177e4
LT		 1086 /*
1087 * Root is allowed to open raw volume zero even if it's not configured
1088 * so array config can still work. Root is also allowed to open any
1089 * volume that has a LUN ID, so it can issue IOCTL to reread the
1090 * disk information. I don't think I really like this
1091 * but I'm already using way to many device nodes to claim another one
1092 * for "raw controller".
1093 */
7a06f789 1094 if (drv->heads == 0) {
ef7822c2 1095 if (MINOR(bdev->bd_dev) != 0) { /* not node 0? */
1da177e4 1096 /* if not node 0 make sure it is a partition = 0 */
ef7822c2 1097 if (MINOR(bdev->bd_dev) & 0x0f) {
7c832835 1098 return -ENXIO;
1da177e4 1099 /* if it is, make sure we have a LUN ID */
39ccf9a6
SC		 1100 } else if (memcmp(drv->LunID, CTLR_LUNID,
1101 sizeof(drv->LunID))) {
1da177e4
LT		 1102 return -ENXIO;
1103 }
1104 }
1105 if (!capable(CAP_SYS_ADMIN))
1106 return -EPERM;
1107 }
1108 drv->usage_count++;
f70dba83 1109 h->usage_count++;
1da177e4
LT		 1110 return 0;
1111}
7c832835 1112
6e9624b8
AB		 1113static int cciss_unlocked_open(struct block_device *bdev, fmode_t mode)
1114{
1115 int ret;
1116
2a48fc0a 1117 mutex_lock(&cciss_mutex);
6e9624b8 1118 ret = cciss_open(bdev, mode);
2a48fc0a 1119 mutex_unlock(&cciss_mutex);
6e9624b8
AB		 1120
1121 return ret;
1122}
1123
1da177e4
LT		 1124/*
1125 * Close. Sync first.
1126 */
ef7822c2 1127static int cciss_release(struct gendisk *disk, fmode_t mode)
1da177e4 1128{
f70dba83 1129 ctlr_info_t *h;
6e9624b8 1130 drive_info_struct *drv;
1da177e4 1131
2a48fc0a 1132 mutex_lock(&cciss_mutex);
f70dba83 1133 h = get_host(disk);
6e9624b8 1134 drv = get_drv(disk);
b2a4a43d 1135 dev_dbg(&h->pdev->dev, "cciss_release %s\n", disk->disk_name);
1da177e4 1136 drv->usage_count--;
f70dba83 1137 h->usage_count--;
2a48fc0a 1138 mutex_unlock(&cciss_mutex);
1da177e4
LT		 1139 return 0;
1140}
1141
ef7822c2
AV		 1142static int do_ioctl(struct block_device *bdev, fmode_t mode,
1143 unsigned cmd, unsigned long arg)
1da177e4
LT		 1144{
1145 int ret;
2a48fc0a 1146 mutex_lock(&cciss_mutex);
ef7822c2 1147 ret = cciss_ioctl(bdev, mode, cmd, arg);
2a48fc0a 1148 mutex_unlock(&cciss_mutex);
1da177e4
LT		 1149 return ret;
1150}
1151
8a6cfeb6
AB		 1152#ifdef CONFIG_COMPAT
1153
ef7822c2
AV		 1154static int cciss_ioctl32_passthru(struct block_device *bdev, fmode_t mode,
1155 unsigned cmd, unsigned long arg);
1156static int cciss_ioctl32_big_passthru(struct block_device *bdev, fmode_t mode,
1157 unsigned cmd, unsigned long arg);
1da177e4 1158
ef7822c2
AV		 1159static int cciss_compat_ioctl(struct block_device *bdev, fmode_t mode,
1160 unsigned cmd, unsigned long arg)
1da177e4
LT		 1161{
1162 switch (cmd) {
1163 case CCISS_GETPCIINFO:
1164 case CCISS_GETINTINFO:
1165 case CCISS_SETINTINFO:
1166 case CCISS_GETNODENAME:
1167 case CCISS_SETNODENAME:
1168 case CCISS_GETHEARTBEAT:
1169 case CCISS_GETBUSTYPES:
1170 case CCISS_GETFIRMVER:
1171 case CCISS_GETDRIVVER:
1172 case CCISS_REVALIDVOLS:
1173 case CCISS_DEREGDISK:
1174 case CCISS_REGNEWDISK:
1175 case CCISS_REGNEWD:
1176 case CCISS_RESCANDISK:
1177 case CCISS_GETLUNINFO:
ef7822c2 1178 return do_ioctl(bdev, mode, cmd, arg);
1da177e4
LT		 1179
1180 case CCISS_PASSTHRU32:
ef7822c2 1181 return cciss_ioctl32_passthru(bdev, mode, cmd, arg);
1da177e4 1182 case CCISS_BIG_PASSTHRU32:
ef7822c2 1183 return cciss_ioctl32_big_passthru(bdev, mode, cmd, arg);
1da177e4
LT		 1184
1185 default:
1186 return -ENOIOCTLCMD;
1187 }
1188}
1189
ef7822c2
AV		 1190static int cciss_ioctl32_passthru(struct block_device *bdev, fmode_t mode,
1191 unsigned cmd, unsigned long arg)
1da177e4
LT		 1192{
1193 IOCTL32_Command_struct __user *arg32 =
7c832835 1194 (IOCTL32_Command_struct __user *) arg;
1da177e4
LT		 1195 IOCTL_Command_struct arg64;
1196 IOCTL_Command_struct __user *p = compat_alloc_user_space(sizeof(arg64));
1197 int err;
1198 u32 cp;
1199
1200 err = 0;
7c832835
BH		 1201 err |=
1202 copy_from_user(&arg64.LUN_info, &arg32->LUN_info,
1203 sizeof(arg64.LUN_info));
1204 err |=
1205 copy_from_user(&arg64.Request, &arg32->Request,
1206 sizeof(arg64.Request));
1207 err |=
1208 copy_from_user(&arg64.error_info, &arg32->error_info,
1209 sizeof(arg64.error_info));
1da177e4
LT		 1210 err |= get_user(arg64.buf_size, &arg32->buf_size);
1211 err |= get_user(cp, &arg32->buf);
1212 arg64.buf = compat_ptr(cp);
1213 err |= copy_to_user(p, &arg64, sizeof(arg64));
1214
1215 if (err)
1216 return -EFAULT;
1217
ef7822c2 1218 err = do_ioctl(bdev, mode, CCISS_PASSTHRU, (unsigned long)p);
1da177e4
LT		 1219 if (err)
1220 return err;
7c832835
BH		 1221 err |=
1222 copy_in_user(&arg32->error_info, &p->error_info,
1223 sizeof(arg32->error_info));
1da177e4
LT		 1224 if (err)
1225 return -EFAULT;
1226 return err;
1227}
1228
ef7822c2
AV		 1229static int cciss_ioctl32_big_passthru(struct block_device *bdev, fmode_t mode,
1230 unsigned cmd, unsigned long arg)
1da177e4
LT		 1231{
1232 BIG_IOCTL32_Command_struct __user *arg32 =
7c832835 1233 (BIG_IOCTL32_Command_struct __user *) arg;
1da177e4 1234 BIG_IOCTL_Command_struct arg64;
7c832835
BH		 1235 BIG_IOCTL_Command_struct __user *p =
1236 compat_alloc_user_space(sizeof(arg64));
1da177e4
LT		 1237 int err;
1238 u32 cp;
1239
7ab5118d 1240 memset(&arg64, 0, sizeof(arg64));
1da177e4 1241 err = 0;
7c832835
BH		 1242 err |=
1243 copy_from_user(&arg64.LUN_info, &arg32->LUN_info,
1244 sizeof(arg64.LUN_info));
1245 err |=
1246 copy_from_user(&arg64.Request, &arg32->Request,
1247 sizeof(arg64.Request));
1248 err |=
1249 copy_from_user(&arg64.error_info, &arg32->error_info,
1250 sizeof(arg64.error_info));
1da177e4
LT		 1251 err |= get_user(arg64.buf_size, &arg32->buf_size);
1252 err |= get_user(arg64.malloc_size, &arg32->malloc_size);
1253 err |= get_user(cp, &arg32->buf);
1254 arg64.buf = compat_ptr(cp);
1255 err |= copy_to_user(p, &arg64, sizeof(arg64));
1256
1257 if (err)
7c832835 1258 return -EFAULT;
1da177e4 1259
ef7822c2 1260 err = do_ioctl(bdev, mode, CCISS_BIG_PASSTHRU, (unsigned long)p);
1da177e4
LT		 1261 if (err)
1262 return err;
7c832835
BH		 1263 err |=
1264 copy_in_user(&arg32->error_info, &p->error_info,
1265 sizeof(arg32->error_info));
1da177e4
LT		 1266 if (err)
1267 return -EFAULT;
1268 return err;
1269}
1270#endif
a885c8c4
CH		 1271
1272static int cciss_getgeo(struct block_device *bdev, struct hd_geometry *geo)
1273{
1274 drive_info_struct *drv = get_drv(bdev->bd_disk);
1275
1276 if (!drv->cylinders)
1277 return -ENXIO;
1278
1279 geo->heads = drv->heads;
1280 geo->sectors = drv->sectors;
1281 geo->cylinders = drv->cylinders;
1282 return 0;
1283}
1284
f70dba83 1285static void check_ioctl_unit_attention(ctlr_info_t *h, CommandList_struct *c)
0a9279cc
MM		 1286{
1287 if (c->err_info->CommandStatus == CMD_TARGET_STATUS &&
1288 c->err_info->ScsiStatus != SAM_STAT_CHECK_CONDITION)
f70dba83 1289 (void)check_for_unit_attention(h, c);
0a9279cc 1290}
0a25a5ae
SC		 1291
1292static int cciss_getpciinfo(ctlr_info_t *h, void __user *argp)
1da177e4 1293{
0a25a5ae 1294 cciss_pci_info_struct pciinfo;
1da177e4 1295
0a25a5ae
SC		 1296 if (!argp)
1297 return -EINVAL;
1298 pciinfo.domain = pci_domain_nr(h->pdev->bus);
1299 pciinfo.bus = h->pdev->bus->number;
1300 pciinfo.dev_fn = h->pdev->devfn;
1301 pciinfo.board_id = h->board_id;
1302 if (copy_to_user(argp, &pciinfo, sizeof(cciss_pci_info_struct)))
1303 return -EFAULT;
1304 return 0;
1305}
1da177e4 1306
576e661c
SC		 1307static int cciss_getintinfo(ctlr_info_t *h, void __user *argp)
1308{
1309 cciss_coalint_struct intinfo;
1da177e4 1310
576e661c
SC		 1311 if (!argp)
1312 return -EINVAL;
1313 intinfo.delay = readl(&h->cfgtable->HostWrite.CoalIntDelay);
1314 intinfo.count = readl(&h->cfgtable->HostWrite.CoalIntCount);
1315 if (copy_to_user
1316 (argp, &intinfo, sizeof(cciss_coalint_struct)))
1317 return -EFAULT;
1318 return 0;
1319}
1da177e4 1320
4c800eed
SC		 1321static int cciss_setintinfo(ctlr_info_t *h, void __user *argp)
1322{
1323 cciss_coalint_struct intinfo;
1324 unsigned long flags;
1325 int i;
1da177e4 1326
4c800eed
SC		 1327 if (!argp)
1328 return -EINVAL;
1329 if (!capable(CAP_SYS_ADMIN))
1330 return -EPERM;
1331 if (copy_from_user(&intinfo, argp, sizeof(intinfo)))
1332 return -EFAULT;
1333 if ((intinfo.delay == 0) && (intinfo.count == 0))
1334 return -EINVAL;
1335 spin_lock_irqsave(&h->lock, flags);
1336 /* Update the field, and then ring the doorbell */
1337 writel(intinfo.delay, &(h->cfgtable->HostWrite.CoalIntDelay));
1338 writel(intinfo.count, &(h->cfgtable->HostWrite.CoalIntCount));
1339 writel(CFGTBL_ChangeReq, h->vaddr + SA5_DOORBELL);
1340
1341 for (i = 0; i < MAX_IOCTL_CONFIG_WAIT; i++) {
1342 if (!(readl(h->vaddr + SA5_DOORBELL) & CFGTBL_ChangeReq))
1343 break;
1344 udelay(1000); /* delay and try again */
1345 }
1346 spin_unlock_irqrestore(&h->lock, flags);
1347 if (i >= MAX_IOCTL_CONFIG_WAIT)
1348 return -EAGAIN;
1349 return 0;
1350}
1da177e4 1351
25216109
SC		 1352static int cciss_getnodename(ctlr_info_t *h, void __user *argp)
1353{
1354 NodeName_type NodeName;
1355 int i;
1da177e4 1356
25216109
SC		 1357 if (!argp)
1358 return -EINVAL;
1359 for (i = 0; i < 16; i++)
1360 NodeName[i] = readb(&h->cfgtable->ServerName[i]);
1361 if (copy_to_user(argp, NodeName, sizeof(NodeName_type)))
1362 return -EFAULT;
1363 return 0;
1364}
7c832835 1365
4f43f32c
SC		 1366static int cciss_setnodename(ctlr_info_t *h, void __user *argp)
1367{
1368 NodeName_type NodeName;
1369 unsigned long flags;
1370 int i;
7c832835 1371
4f43f32c
SC		 1372 if (!argp)
1373 return -EINVAL;
1374 if (!capable(CAP_SYS_ADMIN))
1375 return -EPERM;
1376 if (copy_from_user(NodeName, argp, sizeof(NodeName_type)))
1377 return -EFAULT;
1378 spin_lock_irqsave(&h->lock, flags);
1379 /* Update the field, and then ring the doorbell */
1380 for (i = 0; i < 16; i++)
1381 writeb(NodeName[i], &h->cfgtable->ServerName[i]);
1382 writel(CFGTBL_ChangeReq, h->vaddr + SA5_DOORBELL);
1383 for (i = 0; i < MAX_IOCTL_CONFIG_WAIT; i++) {
1384 if (!(readl(h->vaddr + SA5_DOORBELL) & CFGTBL_ChangeReq))
1385 break;
1386 udelay(1000); /* delay and try again */
1387 }
1388 spin_unlock_irqrestore(&h->lock, flags);
1389 if (i >= MAX_IOCTL_CONFIG_WAIT)
1390 return -EAGAIN;
1391 return 0;
1392}
7c832835 1393
93c74931
SC		 1394static int cciss_getheartbeat(ctlr_info_t *h, void __user *argp)
1395{
1396 Heartbeat_type heartbeat;
7c832835 1397
93c74931
SC		 1398 if (!argp)
1399 return -EINVAL;
1400 heartbeat = readl(&h->cfgtable->HeartBeat);
1401 if (copy_to_user(argp, &heartbeat, sizeof(Heartbeat_type)))
1402 return -EFAULT;
1403 return 0;
1404}
0a9279cc 1405
d18dfad4
SC		 1406static int cciss_getbustypes(ctlr_info_t *h, void __user *argp)
1407{
1408 BusTypes_type BusTypes;
7c832835 1409
d18dfad4
SC		 1410 if (!argp)
1411 return -EINVAL;
1412 BusTypes = readl(&h->cfgtable->BusTypes);
1413 if (copy_to_user(argp, &BusTypes, sizeof(BusTypes_type)))
1414 return -EFAULT;
1415 return 0;
1416}
1417
8a4f7fbf
SC		 1418static int cciss_getfirmver(ctlr_info_t *h, void __user *argp)
1419{
1420 FirmwareVer_type firmware;
1421
1422 if (!argp)
1423 return -EINVAL;
1424 memcpy(firmware, h->firm_ver, 4);
1425
1426 if (copy_to_user
1427 (argp, firmware, sizeof(FirmwareVer_type)))
1428 return -EFAULT;
1429 return 0;
1430}
1431
c525919d
SC		 1432static int cciss_getdrivver(ctlr_info_t *h, void __user *argp)
1433{
1434 DriverVer_type DriverVer = DRIVER_VERSION;
1435
1436 if (!argp)
1437 return -EINVAL;
1438 if (copy_to_user(argp, &DriverVer, sizeof(DriverVer_type)))
1439 return -EFAULT;
1440 return 0;
1441}
1442
0894b32c
SC		 1443static int cciss_getluninfo(ctlr_info_t *h,
1444 struct gendisk *disk, void __user *argp)
1445{
1446 LogvolInfo_struct luninfo;
1447 drive_info_struct *drv = get_drv(disk);
1448
1449 if (!argp)
1450 return -EINVAL;
1451 memcpy(&luninfo.LunID, drv->LunID, sizeof(luninfo.LunID));
1452 luninfo.num_opens = drv->usage_count;
1453 luninfo.num_parts = 0;
1454 if (copy_to_user(argp, &luninfo, sizeof(LogvolInfo_struct)))
1455 return -EFAULT;
1456 return 0;
1457}
1458
f32f125b
SC		 1459static int cciss_passthru(ctlr_info_t *h, void __user *argp)
1460{
1461 IOCTL_Command_struct iocommand;
1462 CommandList_struct *c;
1463 char *buff = NULL;
1464 u64bit temp64;
1465 DECLARE_COMPLETION_ONSTACK(wait);
1466
1467 if (!argp)
1468 return -EINVAL;
1469
1470 if (!capable(CAP_SYS_RAWIO))
1471 return -EPERM;
1472
1473 if (copy_from_user
1474 (&iocommand, argp, sizeof(IOCTL_Command_struct)))
1475 return -EFAULT;
1476 if ((iocommand.buf_size < 1) &&
1477 (iocommand.Request.Type.Direction != XFER_NONE)) {
1478 return -EINVAL;
1479 }
1480 if (iocommand.buf_size > 0) {
1481 buff = kmalloc(iocommand.buf_size, GFP_KERNEL);
1482 if (buff == NULL)
1483 return -EFAULT;
1484 }
1485 if (iocommand.Request.Type.Direction == XFER_WRITE) {
1486 /* Copy the data into the buffer we created */
1487 if (copy_from_user(buff, iocommand.buf, iocommand.buf_size)) {
1488 kfree(buff);
1489 return -EFAULT;
1490 }
1491 } else {
1492 memset(buff, 0, iocommand.buf_size);
1493 }
1494 c = cmd_special_alloc(h);
1495 if (!c) {
1496 kfree(buff);
1497 return -ENOMEM;
1498 }
1499 /* Fill in the command type */
1500 c->cmd_type = CMD_IOCTL_PEND;
1501 /* Fill in Command Header */
1502 c->Header.ReplyQueue = 0; /* unused in simple mode */
1503 if (iocommand.buf_size > 0) { /* buffer to fill */
1504 c->Header.SGList = 1;
1505 c->Header.SGTotal = 1;
1506 } else { /* no buffers to fill */
1507 c->Header.SGList = 0;
1508 c->Header.SGTotal = 0;
1509 }
1510 c->Header.LUN = iocommand.LUN_info;
1511 /* use the kernel address the cmd block for tag */
1512 c->Header.Tag.lower = c->busaddr;
1513
1514 /* Fill in Request block */
1515 c->Request = iocommand.Request;
1516
1517 /* Fill in the scatter gather information */
1518 if (iocommand.buf_size > 0) {
1519 temp64.val = pci_map_single(h->pdev, buff,
1520 iocommand.buf_size, PCI_DMA_BIDIRECTIONAL);
1521 c->SG[0].Addr.lower = temp64.val32.lower;
1522 c->SG[0].Addr.upper = temp64.val32.upper;
1523 c->SG[0].Len = iocommand.buf_size;
1524 c->SG[0].Ext = 0; /* we are not chaining */
1525 }
1526 c->waiting = &wait;
1527
1528 enqueue_cmd_and_start_io(h, c);
1529 wait_for_completion(&wait);
1530
1531 /* unlock the buffers from DMA */
1532 temp64.val32.lower = c->SG[0].Addr.lower;
1533 temp64.val32.upper = c->SG[0].Addr.upper;
1534 pci_unmap_single(h->pdev, (dma_addr_t) temp64.val, iocommand.buf_size,
1535 PCI_DMA_BIDIRECTIONAL);
1536 check_ioctl_unit_attention(h, c);
1537
1538 /* Copy the error information out */
1539 iocommand.error_info = *(c->err_info);
1540 if (copy_to_user(argp, &iocommand, sizeof(IOCTL_Command_struct))) {
1541 kfree(buff);
1542 cmd_special_free(h, c);
1543 return -EFAULT;
1544 }
1545
1546 if (iocommand.Request.Type.Direction == XFER_READ) {
1547 /* Copy the data out of the buffer we created */
1548 if (copy_to_user(iocommand.buf, buff, iocommand.buf_size)) {
7c832835 1549 kfree(buff);
6b4d96b8 1550 cmd_special_free(h, c);
f32f125b 1551 return -EFAULT;
1da177e4 1552 }
f32f125b
SC		 1553 }
1554 kfree(buff);
1555 cmd_special_free(h, c);
1556 return 0;
1557}
1558
0c9f5ba7
SC		 1559static int cciss_bigpassthru(ctlr_info_t *h, void __user *argp)
1560{
1561 BIG_IOCTL_Command_struct *ioc;
1562 CommandList_struct *c;
1563 unsigned char **buff = NULL;
1564 int *buff_size = NULL;
1565 u64bit temp64;
1566 BYTE sg_used = 0;
1567 int status = 0;
1568 int i;
1569 DECLARE_COMPLETION_ONSTACK(wait);
1570 __u32 left;
1571 __u32 sz;
1572 BYTE __user *data_ptr;
1573
1574 if (!argp)
1575 return -EINVAL;
1576 if (!capable(CAP_SYS_RAWIO))
1577 return -EPERM;
fcab1c11 1578 ioc = kmalloc(sizeof(*ioc), GFP_KERNEL);
0c9f5ba7
SC		 1579 if (!ioc) {
1580 status = -ENOMEM;
1581 goto cleanup1;
1582 }
1583 if (copy_from_user(ioc, argp, sizeof(*ioc))) {
1584 status = -EFAULT;
1585 goto cleanup1;
1586 }
1587 if ((ioc->buf_size < 1) &&
1588 (ioc->Request.Type.Direction != XFER_NONE)) {
1589 status = -EINVAL;
1590 goto cleanup1;
1591 }
1592 /* Check kmalloc limits using all SGs */
1593 if (ioc->malloc_size > MAX_KMALLOC_SIZE) {
1594 status = -EINVAL;
1595 goto cleanup1;
1596 }
1597 if (ioc->buf_size > ioc->malloc_size * MAXSGENTRIES) {
1598 status = -EINVAL;
1599 goto cleanup1;
1600 }
1601 buff = kzalloc(MAXSGENTRIES * sizeof(char *), GFP_KERNEL);
1602 if (!buff) {
1603 status = -ENOMEM;
1604 goto cleanup1;
1605 }
1606 buff_size = kmalloc(MAXSGENTRIES * sizeof(int), GFP_KERNEL);
1607 if (!buff_size) {
1608 status = -ENOMEM;
1609 goto cleanup1;
1610 }
1611 left = ioc->buf_size;
1612 data_ptr = ioc->buf;
1613 while (left) {
1614 sz = (left > ioc->malloc_size) ? ioc->malloc_size : left;
1615 buff_size[sg_used] = sz;
1616 buff[sg_used] = kmalloc(sz, GFP_KERNEL);
1617 if (buff[sg_used] == NULL) {
1618 status = -ENOMEM;
1619 goto cleanup1;
1620 }
1621 if (ioc->Request.Type.Direction == XFER_WRITE) {
1622 if (copy_from_user(buff[sg_used], data_ptr, sz)) {
7c832835
BH		 1623 status = -EFAULT;
1624 goto cleanup1;
1625 }
0c9f5ba7
SC		 1626 } else {
1627 memset(buff[sg_used], 0, sz);
1628 }
1629 left -= sz;
1630 data_ptr += sz;
1631 sg_used++;
1632 }
1633 c = cmd_special_alloc(h);
1634 if (!c) {
1635 status = -ENOMEM;
1636 goto cleanup1;
1637 }
1638 c->cmd_type = CMD_IOCTL_PEND;
1639 c->Header.ReplyQueue = 0;
fcfb5c0c
SC		 1640 c->Header.SGList = sg_used;
1641 c->Header.SGTotal = sg_used;
0c9f5ba7
SC		 1642 c->Header.LUN = ioc->LUN_info;
1643 c->Header.Tag.lower = c->busaddr;
1644
1645 c->Request = ioc->Request;
fcfb5c0c
SC		 1646 for (i = 0; i < sg_used; i++) {
1647 temp64.val = pci_map_single(h->pdev, buff[i], buff_size[i],
0c9f5ba7 1648 PCI_DMA_BIDIRECTIONAL);
fcfb5c0c
SC		 1649 c->SG[i].Addr.lower = temp64.val32.lower;
1650 c->SG[i].Addr.upper = temp64.val32.upper;
1651 c->SG[i].Len = buff_size[i];
1652 c->SG[i].Ext = 0; /* we are not chaining */
0c9f5ba7
SC		 1653 }
1654 c->waiting = &wait;
1655 enqueue_cmd_and_start_io(h, c);
1656 wait_for_completion(&wait);
1657 /* unlock the buffers from DMA */
1658 for (i = 0; i < sg_used; i++) {
1659 temp64.val32.lower = c->SG[i].Addr.lower;
1660 temp64.val32.upper = c->SG[i].Addr.upper;
1661 pci_unmap_single(h->pdev,
1662 (dma_addr_t) temp64.val, buff_size[i],
1663 PCI_DMA_BIDIRECTIONAL);
1664 }
1665 check_ioctl_unit_attention(h, c);
1666 /* Copy the error information out */
1667 ioc->error_info = *(c->err_info);
1668 if (copy_to_user(argp, ioc, sizeof(*ioc))) {
1669 cmd_special_free(h, c);
1670 status = -EFAULT;
1671 goto cleanup1;
1672 }
1673 if (ioc->Request.Type.Direction == XFER_READ) {
1674 /* Copy the data out of the buffer we created */
1675 BYTE __user *ptr = ioc->buf;
1676 for (i = 0; i < sg_used; i++) {
1677 if (copy_to_user(ptr, buff[i], buff_size[i])) {
6b4d96b8 1678 cmd_special_free(h, c);
7c832835
BH		 1679 status = -EFAULT;
1680 goto cleanup1;
1681 }
0c9f5ba7 1682 ptr += buff_size[i];
1da177e4 1683 }
0c9f5ba7
SC		 1684 }
1685 cmd_special_free(h, c);
1686 status = 0;
1687cleanup1:
1688 if (buff) {
1689 for (i = 0; i < sg_used; i++)
1690 kfree(buff[i]);
1691 kfree(buff);
1692 }
1693 kfree(buff_size);
1694 kfree(ioc);
1695 return status;
1696}
1697
ef7822c2 1698static int cciss_ioctl(struct block_device *bdev, fmode_t mode,
c525919d 1699 unsigned int cmd, unsigned long arg)
1da177e4 1700{
1da177e4 1701 struct gendisk *disk = bdev->bd_disk;
f70dba83 1702 ctlr_info_t *h = get_host(disk);
1da177e4
LT		 1703 void __user *argp = (void __user *)arg;
1704
b2a4a43d
SC		 1705 dev_dbg(&h->pdev->dev, "cciss_ioctl: Called with cmd=%x %lx\n",
1706 cmd, arg);
7c832835 1707 switch (cmd) {
1da177e4 1708 case CCISS_GETPCIINFO:
0a25a5ae 1709 return cciss_getpciinfo(h, argp);
1da177e4 1710 case CCISS_GETINTINFO:
576e661c 1711 return cciss_getintinfo(h, argp);
1da177e4 1712 case CCISS_SETINTINFO:
4c800eed 1713 return cciss_setintinfo(h, argp);
1da177e4 1714 case CCISS_GETNODENAME:
25216109 1715 return cciss_getnodename(h, argp);
1da177e4 1716 case CCISS_SETNODENAME:
4f43f32c 1717 return cciss_setnodename(h, argp);
1da177e4 1718 case CCISS_GETHEARTBEAT:
93c74931 1719 return cciss_getheartbeat(h, argp);
1da177e4 1720 case CCISS_GETBUSTYPES:
d18dfad4 1721 return cciss_getbustypes(h, argp);
1da177e4 1722 case CCISS_GETFIRMVER:
8a4f7fbf 1723 return cciss_getfirmver(h, argp);
7c832835 1724 case CCISS_GETDRIVVER:
c525919d 1725 return cciss_getdrivver(h, argp);
6ae5ce8e
MM		 1726 case CCISS_DEREGDISK:
1727 case CCISS_REGNEWD:
1da177e4 1728 case CCISS_REVALIDVOLS:
f70dba83 1729 return rebuild_lun_table(h, 0, 1);
0894b32c
SC		 1730 case CCISS_GETLUNINFO:
1731 return cciss_getluninfo(h, disk, argp);
1da177e4 1732 case CCISS_PASSTHRU:
f32f125b 1733 return cciss_passthru(h, argp);
0c9f5ba7
SC		 1734 case CCISS_BIG_PASSTHRU:
1735 return cciss_bigpassthru(h, argp);
03bbfee5
MMOD		 1736
1737 /* scsi_cmd_ioctl handles these, below, though some are not */
1738 /* very meaningful for cciss. SG_IO is the main one people want. */
1739
1740 case SG_GET_VERSION_NUM:
1741 case SG_SET_TIMEOUT:
1742 case SG_GET_TIMEOUT:
1743 case SG_GET_RESERVED_SIZE:
1744 case SG_SET_RESERVED_SIZE:
1745 case SG_EMULATED_HOST:
1746 case SG_IO:
1747 case SCSI_IOCTL_SEND_COMMAND:
ef7822c2 1748 return scsi_cmd_ioctl(disk->queue, disk, mode, cmd, argp);
03bbfee5
MMOD		 1749
1750 /* scsi_cmd_ioctl would normally handle these, below, but */
1751 /* they aren't a good fit for cciss, as CD-ROMs are */
1752 /* not supported, and we don't have any bus/target/lun */
1753 /* which we present to the kernel. */
1754
1755 case CDROM_SEND_PACKET:
1756 case CDROMCLOSETRAY:
1757 case CDROMEJECT:
1758 case SCSI_IOCTL_GET_IDLUN:
1759 case SCSI_IOCTL_GET_BUS_NUMBER:
1da177e4
LT		 1760 default:
1761 return -ENOTTY;
1762 }
1da177e4
LT		 1763}
1764
7b30f092
JA		 1765static void cciss_check_queues(ctlr_info_t *h)
1766{
1767 int start_queue = h->next_to_run;
1768 int i;
1769
1770 /* check to see if we have maxed out the number of commands that can
1771 * be placed on the queue. If so then exit. We do this check here
1772 * in case the interrupt we serviced was from an ioctl and did not
1773 * free any new commands.
1774 */
f880632f 1775 if ((find_first_zero_bit(h->cmd_pool_bits, h->nr_cmds)) == h->nr_cmds)
7b30f092
JA		 1776 return;
1777
1778 /* We have room on the queue for more commands. Now we need to queue
1779 * them up. We will also keep track of the next queue to run so
1780 * that every queue gets a chance to be started first.
1781 */
1782 for (i = 0; i < h->highest_lun + 1; i++) {
1783 int curr_queue = (start_queue + i) % (h->highest_lun + 1);
1784 /* make sure the disk has been added and the drive is real
1785 * because this can be called from the middle of init_one.
1786 */
9cef0d2f
SC		 1787 if (!h->drv[curr_queue])
1788 continue;
1789 if (!(h->drv[curr_queue]->queue) ||
1790 !(h->drv[curr_queue]->heads))
7b30f092
JA		 1791 continue;
1792 blk_start_queue(h->gendisk[curr_queue]->queue);
1793
1794 /* check to see if we have maxed out the number of commands
1795 * that can be placed on the queue.
1796 */
f880632f 1797 if ((find_first_zero_bit(h->cmd_pool_bits, h->nr_cmds)) == h->nr_cmds) {
7b30f092
JA		 1798 if (curr_queue == start_queue) {
1799 h->next_to_run =
1800 (start_queue + 1) % (h->highest_lun + 1);
1801 break;
1802 } else {
1803 h->next_to_run = curr_queue;
1804 break;
1805 }
7b30f092
JA		 1806 }
1807 }
1808}
1809
ca1e0484
MM		 1810static void cciss_softirq_done(struct request *rq)
1811{
f70dba83
SC		 1812 CommandList_struct *c = rq->completion_data;
1813 ctlr_info_t *h = hba[c->ctlr];
1814 SGDescriptor_struct *curr_sg = c->SG;
ca1e0484 1815 u64bit temp64;
664a717d 1816 unsigned long flags;
ca1e0484 1817 int i, ddir;
5c07a311 1818 int sg_index = 0;
ca1e0484 1819
f70dba83 1820 if (c->Request.Type.Direction == XFER_READ)
ca1e0484
MM		 1821 ddir = PCI_DMA_FROMDEVICE;
1822 else
1823 ddir = PCI_DMA_TODEVICE;
1824
1825 /* command did not need to be retried */
1826 /* unmap the DMA mapping for all the scatter gather elements */
f70dba83 1827 for (i = 0; i < c->Header.SGList; i++) {
5c07a311 1828 if (curr_sg[sg_index].Ext == CCISS_SG_CHAIN) {
f70dba83 1829 cciss_unmap_sg_chain_block(h, c);
5c07a311 1830 /* Point to the next block */
f70dba83 1831 curr_sg = h->cmd_sg_list[c->cmdindex];
5c07a311
DB		 1832 sg_index = 0;
1833 }
1834 temp64.val32.lower = curr_sg[sg_index].Addr.lower;
1835 temp64.val32.upper = curr_sg[sg_index].Addr.upper;
1836 pci_unmap_page(h->pdev, temp64.val, curr_sg[sg_index].Len,
1837 ddir);
1838 ++sg_index;
ca1e0484
MM		 1839 }
1840
b2a4a43d 1841 dev_dbg(&h->pdev->dev, "Done with %p\n", rq);
ca1e0484 1842
c3a4d78c 1843 /* set the residual count for pc requests */
33659ebb 1844 if (rq->cmd_type == REQ_TYPE_BLOCK_PC)
f70dba83 1845 rq->resid_len = c->err_info->ResidualCnt;
ac44e5b2 1846
c3a4d78c 1847 blk_end_request_all(rq, (rq->errors == 0) ? 0 : -EIO);
3daeea29 1848
ca1e0484 1849 spin_lock_irqsave(&h->lock, flags);
6b4d96b8 1850 cmd_free(h, c);
7b30f092 1851 cciss_check_queues(h);
ca1e0484
MM		 1852 spin_unlock_irqrestore(&h->lock, flags);
1853}
1854
39ccf9a6
SC		 1855static inline void log_unit_to_scsi3addr(ctlr_info_t *h,
1856 unsigned char scsi3addr[], uint32_t log_unit)
b57695fe 1857{
9cef0d2f
SC		 1858 memcpy(scsi3addr, h->drv[log_unit]->LunID,
1859 sizeof(h->drv[log_unit]->LunID));
b57695fe 1860}
1861
7fe06326
AP		 1862/* This function gets the SCSI vendor, model, and revision of a logical drive
1863 * via the inquiry page 0. Model, vendor, and rev are set to empty strings if
1864 * they cannot be read.
1865 */
f70dba83 1866static void cciss_get_device_descr(ctlr_info_t *h, int logvol,
7fe06326
AP		 1867 char *vendor, char *model, char *rev)
1868{
1869 int rc;
1870 InquiryData_struct *inq_buf;
b57695fe 1871 unsigned char scsi3addr[8];
7fe06326
AP		 1872
1873 *vendor = '\0';
1874 *model = '\0';
1875 *rev = '\0';
1876
1877 inq_buf = kzalloc(sizeof(InquiryData_struct), GFP_KERNEL);
1878 if (!inq_buf)
1879 return;
1880
f70dba83
SC		 1881 log_unit_to_scsi3addr(h, scsi3addr, logvol);
1882 rc = sendcmd_withirq(h, CISS_INQUIRY, inq_buf, sizeof(*inq_buf), 0,
7b838bde 1883 scsi3addr, TYPE_CMD);
7fe06326
AP		 1884 if (rc == IO_OK) {
1885 memcpy(vendor, &inq_buf->data_byte[8], VENDOR_LEN);
1886 vendor[VENDOR_LEN] = '\0';
1887 memcpy(model, &inq_buf->data_byte[16], MODEL_LEN);
1888 model[MODEL_LEN] = '\0';
1889 memcpy(rev, &inq_buf->data_byte[32], REV_LEN);
1890 rev[REV_LEN] = '\0';
1891 }
1892
1893 kfree(inq_buf);
1894 return;
1895}
1896
a72da29b
MM		 1897/* This function gets the serial number of a logical drive via
1898 * inquiry page 0x83. Serial no. is 16 bytes. If the serial
1899 * number cannot be had, for whatever reason, 16 bytes of 0xff
1900 * are returned instead.
1901 */
f70dba83 1902static void cciss_get_serial_no(ctlr_info_t *h, int logvol,
a72da29b
MM		 1903 unsigned char *serial_no, int buflen)
1904{
1905#define PAGE_83_INQ_BYTES 64
1906 int rc;
1907 unsigned char *buf;
b57695fe 1908 unsigned char scsi3addr[8];
a72da29b
MM		 1909
1910 if (buflen > 16)
1911 buflen = 16;
1912 memset(serial_no, 0xff, buflen);
1913 buf = kzalloc(PAGE_83_INQ_BYTES, GFP_KERNEL);
1914 if (!buf)
1915 return;
1916 memset(serial_no, 0, buflen);
f70dba83
SC		 1917 log_unit_to_scsi3addr(h, scsi3addr, logvol);
1918 rc = sendcmd_withirq(h, CISS_INQUIRY, buf,
7b838bde 1919 PAGE_83_INQ_BYTES, 0x83, scsi3addr, TYPE_CMD);
a72da29b
MM		 1920 if (rc == IO_OK)
1921 memcpy(serial_no, &buf[8], buflen);
1922 kfree(buf);
1923 return;
1924}
1925
617e1344
SC		 1926/*
1927 * cciss_add_disk sets up the block device queue for a logical drive
1928 */
1929static int cciss_add_disk(ctlr_info_t *h, struct gendisk *disk,
6ae5ce8e
MM		 1930 int drv_index)
1931{
1932 disk->queue = blk_init_queue(do_cciss_request, &h->lock);
e8074f79
SC		 1933 if (!disk->queue)
1934 goto init_queue_failure;
6ae5ce8e
MM		 1935 sprintf(disk->disk_name, "cciss/c%dd%d", h->ctlr, drv_index);
1936 disk->major = h->major;
1937 disk->first_minor = drv_index << NWD_SHIFT;
1938 disk->fops = &cciss_fops;
9cef0d2f
SC		 1939 if (cciss_create_ld_sysfs_entry(h, drv_index))
1940 goto cleanup_queue;
1941 disk->private_data = h->drv[drv_index];
1942 disk->driverfs_dev = &h->drv[drv_index]->dev;
6ae5ce8e
MM		 1943
1944 /* Set up queue information */
1945 blk_queue_bounce_limit(disk->queue, h->pdev->dma_mask);
1946
1947 /* This is a hardware imposed limit. */
8a78362c 1948 blk_queue_max_segments(disk->queue, h->maxsgentries);
6ae5ce8e 1949
086fa5ff 1950 blk_queue_max_hw_sectors(disk->queue, h->cciss_max_sectors);
6ae5ce8e
MM		 1951
1952 blk_queue_softirq_done(disk->queue, cciss_softirq_done);
1953
1954 disk->queue->queuedata = h;
1955
e1defc4f 1956 blk_queue_logical_block_size(disk->queue,
9cef0d2f 1957 h->drv[drv_index]->block_size);
6ae5ce8e
MM		 1958
1959 /* Make sure all queue data is written out before */
9cef0d2f 1960 /* setting h->drv[drv_index]->queue, as setting this */
6ae5ce8e
MM		 1961 /* allows the interrupt handler to start the queue */
1962 wmb();
9cef0d2f 1963 h->drv[drv_index]->queue = disk->queue;
6ae5ce8e 1964 add_disk(disk);
617e1344
SC		 1965 return 0;
1966
1967cleanup_queue:
1968 blk_cleanup_queue(disk->queue);
1969 disk->queue = NULL;
e8074f79 1970init_queue_failure:
617e1344 1971 return -1;
6ae5ce8e
MM		 1972}
1973
ddd47442 1974/* This function will check the usage_count of the drive to be updated/added.
a72da29b
MM		 1975 * If the usage_count is zero and it is a heretofore unknown drive, or,
1976 * the drive's capacity, geometry, or serial number has changed,
1977 * then the drive information will be updated and the disk will be
1978 * re-registered with the kernel. If these conditions don't hold,
1979 * then it will be left alone for the next reboot. The exception to this
1980 * is disk 0 which will always be left registered with the kernel since it
1981 * is also the controller node. Any changes to disk 0 will show up on
1982 * the next reboot.
7c832835 1983 */
f70dba83
SC		 1984static void cciss_update_drive_info(ctlr_info_t *h, int drv_index,
1985 int first_time, int via_ioctl)
7c832835 1986{
ddd47442 1987 struct gendisk *disk;
ddd47442
MM		 1988 InquiryData_struct *inq_buff = NULL;
1989 unsigned int block_size;
00988a35 1990 sector_t total_size;
ddd47442
MM		 1991 unsigned long flags = 0;
1992 int ret = 0;
a72da29b
MM		 1993 drive_info_struct *drvinfo;
1994
1995 /* Get information about the disk and modify the driver structure */
1996 inq_buff = kmalloc(sizeof(InquiryData_struct), GFP_KERNEL);
9cef0d2f 1997 drvinfo = kzalloc(sizeof(*drvinfo), GFP_KERNEL);
a72da29b
MM		 1998 if (inq_buff == NULL || drvinfo == NULL)
1999 goto mem_msg;
2000
2001 /* testing to see if 16-byte CDBs are already being used */
2002 if (h->cciss_read == CCISS_READ_16) {
f70dba83 2003 cciss_read_capacity_16(h, drv_index,
a72da29b
MM		 2004 &total_size, &block_size);
2005
2006 } else {
f70dba83 2007 cciss_read_capacity(h, drv_index, &total_size, &block_size);
a72da29b
MM		 2008 /* if read_capacity returns all F's this volume is >2TB */
2009 /* in size so we switch to 16-byte CDB's for all */
2010 /* read/write ops */
2011 if (total_size == 0xFFFFFFFFULL) {
f70dba83 2012 cciss_read_capacity_16(h, drv_index,
a72da29b
MM		 2013 &total_size, &block_size);
2014 h->cciss_read = CCISS_READ_16;
2015 h->cciss_write = CCISS_WRITE_16;
2016 } else {
2017 h->cciss_read = CCISS_READ_10;
2018 h->cciss_write = CCISS_WRITE_10;
2019 }
2020 }
2021
f70dba83 2022 cciss_geometry_inquiry(h, drv_index, total_size, block_size,
a72da29b
MM		 2023 inq_buff, drvinfo);
2024 drvinfo->block_size = block_size;
2025 drvinfo->nr_blocks = total_size + 1;
2026
f70dba83 2027 cciss_get_device_descr(h, drv_index, drvinfo->vendor,
7fe06326 2028 drvinfo->model, drvinfo->rev);
f70dba83 2029 cciss_get_serial_no(h, drv_index, drvinfo->serial_no,
a72da29b 2030 sizeof(drvinfo->serial_no));
9cef0d2f
SC		 2031 /* Save the lunid in case we deregister the disk, below. */
2032 memcpy(drvinfo->LunID, h->drv[drv_index]->LunID,
2033 sizeof(drvinfo->LunID));
a72da29b
MM		 2034
2035 /* Is it the same disk we already know, and nothing's changed? */
9cef0d2f 2036 if (h->drv[drv_index]->raid_level != -1 &&
a72da29b 2037 ((memcmp(drvinfo->serial_no,
9cef0d2f
SC		 2038 h->drv[drv_index]->serial_no, 16) == 0) &&
2039 drvinfo->block_size == h->drv[drv_index]->block_size &&
2040 drvinfo->nr_blocks == h->drv[drv_index]->nr_blocks &&
2041 drvinfo->heads == h->drv[drv_index]->heads &&
2042 drvinfo->sectors == h->drv[drv_index]->sectors &&
2043 drvinfo->cylinders == h->drv[drv_index]->cylinders))
a72da29b
MM		 2044 /* The disk is unchanged, nothing to update */
2045 goto freeret;
a72da29b 2046
6ae5ce8e
MM		 2047 /* If we get here it's not the same disk, or something's changed,
2048 * so we need to * deregister it, and re-register it, if it's not
2049 * in use.
2050 * If the disk already exists then deregister it before proceeding
2051 * (unless it's the first disk (for the controller node).
2052 */
9cef0d2f 2053 if (h->drv[drv_index]->raid_level != -1 && drv_index != 0) {
b2a4a43d 2054 dev_warn(&h->pdev->dev, "disk %d has changed.\n", drv_index);
f70dba83 2055 spin_lock_irqsave(&h->lock, flags);
9cef0d2f 2056 h->drv[drv_index]->busy_configuring = 1;
f70dba83 2057 spin_unlock_irqrestore(&h->lock, flags);
e14ac670 2058
9cef0d2f 2059 /* deregister_disk sets h->drv[drv_index]->queue = NULL
6ae5ce8e
MM		 2060 * which keeps the interrupt handler from starting
2061 * the queue.
2062 */
2d11d993 2063 ret = deregister_disk(h, drv_index, 0, via_ioctl);
ddd47442
MM		 2064 }
2065
2066 /* If the disk is in use return */
2067 if (ret)
a72da29b
MM		 2068 goto freeret;
2069
6ae5ce8e 2070 /* Save the new information from cciss_geometry_inquiry
9cef0d2f
SC		 2071 * and serial number inquiry. If the disk was deregistered
2072 * above, then h->drv[drv_index] will be NULL.
6ae5ce8e 2073 */
9cef0d2f
SC		 2074 if (h->drv[drv_index] == NULL) {
2075 drvinfo->device_initialized = 0;
2076 h->drv[drv_index] = drvinfo;
2077 drvinfo = NULL; /* so it won't be freed below. */
2078 } else {
2079 /* special case for cxd0 */
2080 h->drv[drv_index]->block_size = drvinfo->block_size;
2081 h->drv[drv_index]->nr_blocks = drvinfo->nr_blocks;
2082 h->drv[drv_index]->heads = drvinfo->heads;
2083 h->drv[drv_index]->sectors = drvinfo->sectors;
2084 h->drv[drv_index]->cylinders = drvinfo->cylinders;
2085 h->drv[drv_index]->raid_level = drvinfo->raid_level;
2086 memcpy(h->drv[drv_index]->serial_no, drvinfo->serial_no, 16);
2087 memcpy(h->drv[drv_index]->vendor, drvinfo->vendor,
2088 VENDOR_LEN + 1);
2089 memcpy(h->drv[drv_index]->model, drvinfo->model, MODEL_LEN + 1);
2090 memcpy(h->drv[drv_index]->rev, drvinfo->rev, REV_LEN + 1);
2091 }
ddd47442
MM		 2092
2093 ++h->num_luns;
2094 disk = h->gendisk[drv_index];
9cef0d2f 2095 set_capacity(disk, h->drv[drv_index]->nr_blocks);
ddd47442 2096
6ae5ce8e
MM		 2097 /* If it's not disk 0 (drv_index != 0)
2098 * or if it was disk 0, but there was previously
2099 * no actual corresponding configured logical drive
2100 * (raid_leve == -1) then we want to update the
2101 * logical drive's information.
2102 */
361e9b07
SC		 2103 if (drv_index || first_time) {
2104 if (cciss_add_disk(h, disk, drv_index) != 0) {
2105 cciss_free_gendisk(h, drv_index);
9cef0d2f 2106 cciss_free_drive_info(h, drv_index);
b2a4a43d
SC		 2107 dev_warn(&h->pdev->dev, "could not update disk %d\n",
2108 drv_index);
361e9b07
SC		 2109 --h->num_luns;
2110 }
2111 }
ddd47442 2112
6ae5ce8e 2113freeret:
ddd47442 2114 kfree(inq_buff);
a72da29b 2115 kfree(drvinfo);
ddd47442 2116 return;
6ae5ce8e 2117mem_msg:
b2a4a43d 2118 dev_err(&h->pdev->dev, "out of memory\n");
ddd47442
MM		 2119 goto freeret;
2120}
2121
2122/* This function will find the first index of the controllers drive array
9cef0d2f
SC		 2123 * that has a null drv pointer and allocate the drive info struct and
2124 * will return that index This is where new drives will be added.
2125 * If the index to be returned is greater than the highest_lun index for
2126 * the controller then highest_lun is set * to this new index.
2127 * If there are no available indexes or if tha allocation fails, then -1
2128 * is returned. * "controller_node" is used to know if this is a real
2129 * logical drive, or just the controller node, which determines if this
2130 * counts towards highest_lun.
7c832835 2131 */
9cef0d2f 2132static int cciss_alloc_drive_info(ctlr_info_t *h, int controller_node)
ddd47442
MM		 2133{
2134 int i;
9cef0d2f 2135 drive_info_struct *drv;
ddd47442 2136
9cef0d2f 2137 /* Search for an empty slot for our drive info */
7c832835 2138 for (i = 0; i < CISS_MAX_LUN; i++) {
9cef0d2f
SC		 2139
2140 /* if not cxd0 case, and it's occupied, skip it. */
2141 if (h->drv[i] && i != 0)
2142 continue;
2143 /*
2144 * If it's cxd0 case, and drv is alloc'ed already, and a
2145 * disk is configured there, skip it.
2146 */
2147 if (i == 0 && h->drv[i] && h->drv[i]->raid_level != -1)
2148 continue;
2149
2150 /*
2151 * We've found an empty slot. Update highest_lun
2152 * provided this isn't just the fake cxd0 controller node.
2153 */
2154 if (i > h->highest_lun && !controller_node)
2155 h->highest_lun = i;
2156
2157 /* If adding a real disk at cxd0, and it's already alloc'ed */
2158 if (i == 0 && h->drv[i] != NULL)
ddd47442 2159 return i;
9cef0d2f
SC		 2160
2161 /*
2162 * Found an empty slot, not already alloc'ed. Allocate it.
2163 * Mark it with raid_level == -1, so we know it's new later on.
2164 */
2165 drv = kzalloc(sizeof(*drv), GFP_KERNEL);
2166 if (!drv)
2167 return -1;
2168 drv->raid_level = -1; /* so we know it's new */
2169 h->drv[i] = drv;
2170 return i;
ddd47442
MM		 2171 }
2172 return -1;
2173}
2174
9cef0d2f
SC		 2175static void cciss_free_drive_info(ctlr_info_t *h, int drv_index)
2176{
2177 kfree(h->drv[drv_index]);
2178 h->drv[drv_index] = NULL;
2179}
2180
361e9b07
SC		 2181static void cciss_free_gendisk(ctlr_info_t *h, int drv_index)
2182{
2183 put_disk(h->gendisk[drv_index]);
2184 h->gendisk[drv_index] = NULL;
2185}
2186
6ae5ce8e
MM		 2187/* cciss_add_gendisk finds a free hba[]->drv structure
2188 * and allocates a gendisk if needed, and sets the lunid
2189 * in the drvinfo structure. It returns the index into
2190 * the ->drv[] array, or -1 if none are free.
2191 * is_controller_node indicates whether highest_lun should
2192 * count this disk, or if it's only being added to provide
2193 * a means to talk to the controller in case no logical
2194 * drives have yet been configured.
2195 */
39ccf9a6
SC		 2196static int cciss_add_gendisk(ctlr_info_t *h, unsigned char lunid[],
2197 int controller_node)
6ae5ce8e
MM		 2198{
2199 int drv_index;
2200
9cef0d2f 2201 drv_index = cciss_alloc_drive_info(h, controller_node);
6ae5ce8e
MM		 2202 if (drv_index == -1)
2203 return -1;
8ce51966 2204
6ae5ce8e
MM		 2205 /*Check if the gendisk needs to be allocated */
2206 if (!h->gendisk[drv_index]) {
2207 h->gendisk[drv_index] =
2208 alloc_disk(1 << NWD_SHIFT);
2209 if (!h->gendisk[drv_index]) {
b2a4a43d
SC		 2210 dev_err(&h->pdev->dev,
2211 "could not allocate a new disk %d\n",
2212 drv_index);
9cef0d2f 2213 goto err_free_drive_info;
6ae5ce8e
MM		 2214 }
2215 }
9cef0d2f
SC		 2216 memcpy(h->drv[drv_index]->LunID, lunid,
2217 sizeof(h->drv[drv_index]->LunID));
2218 if (cciss_create_ld_sysfs_entry(h, drv_index))
7fe06326 2219 goto err_free_disk;
6ae5ce8e
MM		 2220 /* Don't need to mark this busy because nobody */
2221 /* else knows about this disk yet to contend */
2222 /* for access to it. */
9cef0d2f 2223 h->drv[drv_index]->busy_configuring = 0;
6ae5ce8e
MM		 2224 wmb();
2225 return drv_index;
7fe06326
AP		 2226
2227err_free_disk:
361e9b07 2228 cciss_free_gendisk(h, drv_index);
9cef0d2f
SC		 2229err_free_drive_info:
2230 cciss_free_drive_info(h, drv_index);
7fe06326 2231 return -1;
6ae5ce8e
MM		 2232}
2233
2234/* This is for the special case of a controller which
2235 * has no logical drives. In this case, we still need
2236 * to register a disk so the controller can be accessed
2237 * by the Array Config Utility.
2238 */
2239static void cciss_add_controller_node(ctlr_info_t *h)
2240{
2241 struct gendisk *disk;
2242 int drv_index;
2243
2244 if (h->gendisk[0] != NULL) /* already did this? Then bail. */
2245 return;
2246
39ccf9a6 2247 drv_index = cciss_add_gendisk(h, CTLR_LUNID, 1);
361e9b07
SC		 2248 if (drv_index == -1)
2249 goto error;
9cef0d2f
SC		 2250 h->drv[drv_index]->block_size = 512;
2251 h->drv[drv_index]->nr_blocks = 0;
2252 h->drv[drv_index]->heads = 0;
2253 h->drv[drv_index]->sectors = 0;
2254 h->drv[drv_index]->cylinders = 0;
2255 h->drv[drv_index]->raid_level = -1;
2256 memset(h->drv[drv_index]->serial_no, 0, 16);
6ae5ce8e 2257 disk = h->gendisk[drv_index];
361e9b07
SC		 2258 if (cciss_add_disk(h, disk, drv_index) == 0)
2259 return;
2260 cciss_free_gendisk(h, drv_index);
9cef0d2f 2261 cciss_free_drive_info(h, drv_index);
361e9b07 2262error:
b2a4a43d 2263 dev_warn(&h->pdev->dev, "could not add disk 0.\n");
361e9b07 2264 return;
6ae5ce8e
MM		 2265}
2266
ddd47442 2267/* This function will add and remove logical drives from the Logical
d14c4ab5 2268 * drive array of the controller and maintain persistency of ordering
ddd47442
MM		 2269 * so that mount points are preserved until the next reboot. This allows
2270 * for the removal of logical drives in the middle of the drive array
2271 * without a re-ordering of those drives.
2272 * INPUT
2273 * h = The controller to perform the operations on
7c832835 2274 */
2d11d993
SC		 2275static int rebuild_lun_table(ctlr_info_t *h, int first_time,
2276 int via_ioctl)
1da177e4 2277{
ddd47442
MM		 2278 int num_luns;
2279 ReportLunData_struct *ld_buff = NULL;
ddd47442
MM		 2280 int return_code;
2281 int listlength = 0;
2282 int i;
2283 int drv_found;
2284 int drv_index = 0;
39ccf9a6 2285 unsigned char lunid[8] = CTLR_LUNID;
1da177e4 2286 unsigned long flags;
ddd47442 2287
6ae5ce8e
MM		 2288 if (!capable(CAP_SYS_RAWIO))
2289 return -EPERM;
2290
ddd47442 2291 /* Set busy_configuring flag for this operation */
f70dba83 2292 spin_lock_irqsave(&h->lock, flags);
7c832835 2293 if (h->busy_configuring) {
f70dba83 2294 spin_unlock_irqrestore(&h->lock, flags);
ddd47442
MM		 2295 return -EBUSY;
2296 }
2297 h->busy_configuring = 1;
f70dba83 2298 spin_unlock_irqrestore(&h->lock, flags);
ddd47442 2299
a72da29b
MM		 2300 ld_buff = kzalloc(sizeof(ReportLunData_struct), GFP_KERNEL);
2301 if (ld_buff == NULL)
2302 goto mem_msg;
2303
f70dba83 2304 return_code = sendcmd_withirq(h, CISS_REPORT_LOG, ld_buff,
b57695fe 2305 sizeof(ReportLunData_struct),
2306 0, CTLR_LUNID, TYPE_CMD);
ddd47442 2307
a72da29b
MM		 2308 if (return_code == IO_OK)
2309 listlength = be32_to_cpu(*(__be32 *) ld_buff->LUNListLength);
2310 else { /* reading number of logical volumes failed */
b2a4a43d
SC		 2311 dev_warn(&h->pdev->dev,
2312 "report logical volume command failed\n");
a72da29b
MM		 2313 listlength = 0;
2314 goto freeret;
2315 }
2316
2317 num_luns = listlength / 8; /* 8 bytes per entry */
2318 if (num_luns > CISS_MAX_LUN) {
2319 num_luns = CISS_MAX_LUN;
b2a4a43d 2320 dev_warn(&h->pdev->dev, "more luns configured"
a72da29b
MM		 2321 " on controller than can be handled by"
2322 " this driver.\n");
2323 }
2324
6ae5ce8e
MM		 2325 if (num_luns == 0)
2326 cciss_add_controller_node(h);
2327
2328 /* Compare controller drive array to driver's drive array
2329 * to see if any drives are missing on the controller due
2330 * to action of Array Config Utility (user deletes drive)
2331 * and deregister logical drives which have disappeared.
2332 */
a72da29b
MM		 2333 for (i = 0; i <= h->highest_lun; i++) {
2334 int j;
2335 drv_found = 0;
d8a0be6a
SC		 2336
2337 /* skip holes in the array from already deleted drives */
9cef0d2f 2338 if (h->drv[i] == NULL)
d8a0be6a
SC		 2339 continue;
2340
a72da29b 2341 for (j = 0; j < num_luns; j++) {
39ccf9a6 2342 memcpy(lunid, &ld_buff->LUN[j][0], sizeof(lunid));
9cef0d2f 2343 if (memcmp(h->drv[i]->LunID, lunid,
39ccf9a6 2344 sizeof(lunid)) == 0) {
a72da29b
MM		 2345 drv_found = 1;
2346 break;
2347 }
2348 }
2349 if (!drv_found) {
2350 /* Deregister it from the OS, it's gone. */
f70dba83 2351 spin_lock_irqsave(&h->lock, flags);
9cef0d2f 2352 h->drv[i]->busy_configuring = 1;
f70dba83 2353 spin_unlock_irqrestore(&h->lock, flags);
2d11d993 2354 return_code = deregister_disk(h, i, 1, via_ioctl);
9cef0d2f
SC		 2355 if (h->drv[i] != NULL)
2356 h->drv[i]->busy_configuring = 0;
ddd47442 2357 }
a72da29b 2358 }
ddd47442 2359
a72da29b
MM		 2360 /* Compare controller drive array to driver's drive array.
2361 * Check for updates in the drive information and any new drives
2362 * on the controller due to ACU adding logical drives, or changing
2363 * a logical drive's size, etc. Reregister any new/changed drives
2364 */
2365 for (i = 0; i < num_luns; i++) {
2366 int j;
ddd47442 2367
a72da29b 2368 drv_found = 0;
ddd47442 2369
39ccf9a6 2370 memcpy(lunid, &ld_buff->LUN[i][0], sizeof(lunid));
a72da29b
MM		 2371 /* Find if the LUN is already in the drive array
2372 * of the driver. If so then update its info
2373 * if not in use. If it does not exist then find
2374 * the first free index and add it.
2375 */
2376 for (j = 0; j <= h->highest_lun; j++) {
9cef0d2f
SC		 2377 if (h->drv[j] != NULL &&
2378 memcmp(h->drv[j]->LunID, lunid,
2379 sizeof(h->drv[j]->LunID)) == 0) {
a72da29b
MM		 2380 drv_index = j;
2381 drv_found = 1;
2382 break;
ddd47442 2383 }
a72da29b 2384 }
ddd47442 2385
a72da29b
MM		 2386 /* check if the drive was found already in the array */
2387 if (!drv_found) {
eece695f 2388 drv_index = cciss_add_gendisk(h, lunid, 0);
a72da29b
MM		 2389 if (drv_index == -1)
2390 goto freeret;
a72da29b 2391 }
f70dba83 2392 cciss_update_drive_info(h, drv_index, first_time, via_ioctl);
a72da29b 2393 } /* end for */
ddd47442 2394
6ae5ce8e 2395freeret:
ddd47442
MM		 2396 kfree(ld_buff);
2397 h->busy_configuring = 0;
2398 /* We return -1 here to tell the ACU that we have registered/updated
2399 * all of the drives that we can and to keep it from calling us
2400 * additional times.
7c832835 2401 */
ddd47442 2402 return -1;
6ae5ce8e 2403mem_msg:
b2a4a43d 2404 dev_err(&h->pdev->dev, "out of memory\n");
a72da29b 2405 h->busy_configuring = 0;
ddd47442
MM		 2406 goto freeret;
2407}
2408
9ddb27b4
SC		 2409static void cciss_clear_drive_info(drive_info_struct *drive_info)
2410{
2411 /* zero out the disk size info */
2412 drive_info->nr_blocks = 0;
2413 drive_info->block_size = 0;
2414 drive_info->heads = 0;
2415 drive_info->sectors = 0;
2416 drive_info->cylinders = 0;
2417 drive_info->raid_level = -1;
2418 memset(drive_info->serial_no, 0, sizeof(drive_info->serial_no));
2419 memset(drive_info->model, 0, sizeof(drive_info->model));
2420 memset(drive_info->rev, 0, sizeof(drive_info->rev));
2421 memset(drive_info->vendor, 0, sizeof(drive_info->vendor));
2422 /*
2423 * don't clear the LUNID though, we need to remember which
2424 * one this one is.
2425 */
2426}
2427
ddd47442
MM		 2428/* This function will deregister the disk and it's queue from the
2429 * kernel. It must be called with the controller lock held and the
2430 * drv structures busy_configuring flag set. It's parameters are:
2431 *
2432 * disk = This is the disk to be deregistered
2433 * drv = This is the drive_info_struct associated with the disk to be
2434 * deregistered. It contains information about the disk used
2435 * by the driver.
2436 * clear_all = This flag determines whether or not the disk information
2437 * is going to be completely cleared out and the highest_lun
2438 * reset. Sometimes we want to clear out information about
d14c4ab5 2439 * the disk in preparation for re-adding it. In this case
ddd47442
MM		 2440 * the highest_lun should be left unchanged and the LunID
2441 * should not be cleared.
2d11d993
SC		 2442 * via_ioctl
2443 * This indicates whether we've reached this path via ioctl.
2444 * This affects the maximum usage count allowed for c0d0 to be messed with.
2445 * If this path is reached via ioctl(), then the max_usage_count will
2446 * be 1, as the process calling ioctl() has got to have the device open.
2447 * If we get here via sysfs, then the max usage count will be zero.
ddd47442 2448*/
a0ea8622 2449static int deregister_disk(ctlr_info_t *h, int drv_index,
2d11d993 2450 int clear_all, int via_ioctl)
ddd47442 2451{
799202cb 2452 int i;
a0ea8622
SC		 2453 struct gendisk *disk;
2454 drive_info_struct *drv;
9cef0d2f 2455 int recalculate_highest_lun;
1da177e4
LT		 2456
2457 if (!capable(CAP_SYS_RAWIO))
2458 return -EPERM;
2459
9cef0d2f 2460 drv = h->drv[drv_index];
a0ea8622
SC		 2461 disk = h->gendisk[drv_index];
2462
1da177e4 2463 /* make sure logical volume is NOT is use */
7c832835 2464 if (clear_all || (h->gendisk[0] == disk)) {
2d11d993 2465 if (drv->usage_count > via_ioctl)
7c832835
BH		 2466 return -EBUSY;
2467 } else if (drv->usage_count > 0)
2468 return -EBUSY;
1da177e4 2469
9cef0d2f
SC		 2470 recalculate_highest_lun = (drv == h->drv[h->highest_lun]);
2471
ddd47442
MM		 2472 /* invalidate the devices and deregister the disk. If it is disk
2473 * zero do not deregister it but just zero out it's values. This
2474 * allows us to delete disk zero but keep the controller registered.
7c832835
BH		 2475 */
2476 if (h->gendisk[0] != disk) {
5a9df732 2477 struct request_queue *q = disk->queue;
097d0264 2478 if (disk->flags & GENHD_FL_UP) {
8ce51966 2479 cciss_destroy_ld_sysfs_entry(h, drv_index, 0);
5a9df732 2480 del_gendisk(disk);
5a9df732 2481 }
9cef0d2f 2482 if (q)
5a9df732 2483 blk_cleanup_queue(q);
5a9df732
AB		 2484 /* If clear_all is set then we are deleting the logical
2485 * drive, not just refreshing its info. For drives
2486 * other than disk 0 we will call put_disk. We do not
2487 * do this for disk 0 as we need it to be able to
2488 * configure the controller.
a72da29b 2489 */
5a9df732
AB		 2490 if (clear_all){
2491 /* This isn't pretty, but we need to find the
2492 * disk in our array and NULL our the pointer.
2493 * This is so that we will call alloc_disk if
2494 * this index is used again later.
a72da29b 2495 */
5a9df732 2496 for (i=0; i < CISS_MAX_LUN; i++){
a72da29b 2497 if (h->gendisk[i] == disk) {
5a9df732
AB		 2498 h->gendisk[i] = NULL;
2499 break;
799202cb 2500 }
799202cb 2501 }
5a9df732 2502 put_disk(disk);
ddd47442 2503 }
799202cb
MM		 2504 } else {
2505 set_capacity(disk, 0);
9cef0d2f 2506 cciss_clear_drive_info(drv);
ddd47442
MM		 2507 }
2508
2509 --h->num_luns;
ddd47442 2510
9cef0d2f
SC		 2511 /* if it was the last disk, find the new hightest lun */
2512 if (clear_all && recalculate_highest_lun) {
c2d45b4d 2513 int newhighest = -1;
9cef0d2f
SC		 2514 for (i = 0; i <= h->highest_lun; i++) {
2515 /* if the disk has size > 0, it is available */
2516 if (h->drv[i] && h->drv[i]->heads)
2517 newhighest = i;
1da177e4 2518 }
9cef0d2f 2519 h->highest_lun = newhighest;
ddd47442 2520 }
e2019b58 2521 return 0;
1da177e4 2522}
ddd47442 2523
f70dba83 2524static int fill_cmd(ctlr_info_t *h, CommandList_struct *c, __u8 cmd, void *buff,
b57695fe 2525 size_t size, __u8 page_code, unsigned char *scsi3addr,
2526 int cmd_type)
1da177e4 2527{
1da177e4
LT		 2528 u64bit buff_dma_handle;
2529 int status = IO_OK;
2530
2531 c->cmd_type = CMD_IOCTL_PEND;
2532 c->Header.ReplyQueue = 0;
7c832835 2533 if (buff != NULL) {
1da177e4 2534 c->Header.SGList = 1;
7c832835 2535 c->Header.SGTotal = 1;
1da177e4
LT		 2536 } else {
2537 c->Header.SGList = 0;
7c832835 2538 c->Header.SGTotal = 0;
1da177e4
LT		 2539 }
2540 c->Header.Tag.lower = c->busaddr;
b57695fe 2541 memcpy(c->Header.LUN.LunAddrBytes, scsi3addr, 8);
1da177e4
LT		 2542
2543 c->Request.Type.Type = cmd_type;
2544 if (cmd_type == TYPE_CMD) {
7c832835
BH		 2545 switch (cmd) {
2546 case CISS_INQUIRY:
1da177e4 2547 /* are we trying to read a vital product page */
7c832835 2548 if (page_code != 0) {
1da177e4
LT		 2549 c->Request.CDB[1] = 0x01;
2550 c->Request.CDB[2] = page_code;
2551 }
2552 c->Request.CDBLen = 6;
7c832835 2553 c->Request.Type.Attribute = ATTR_SIMPLE;
1da177e4
LT		 2554 c->Request.Type.Direction = XFER_READ;
2555 c->Request.Timeout = 0;
7c832835
BH		 2556 c->Request.CDB[0] = CISS_INQUIRY;
2557 c->Request.CDB[4] = size & 0xFF;
2558 break;
1da177e4
LT		 2559 case CISS_REPORT_LOG:
2560 case CISS_REPORT_PHYS:
7c832835 2561 /* Talking to controller so It's a physical command
1da177e4 2562 mode = 00 target = 0. Nothing to write.
7c832835 2563 */
1da177e4
LT		 2564 c->Request.CDBLen = 12;
2565 c->Request.Type.Attribute = ATTR_SIMPLE;
2566 c->Request.Type.Direction = XFER_READ;
2567 c->Request.Timeout = 0;
2568 c->Request.CDB[0] = cmd;
b028461d 2569 c->Request.CDB[6] = (size >> 24) & 0xFF; /* MSB */
1da177e4
LT		 2570 c->Request.CDB[7] = (size >> 16) & 0xFF;
2571 c->Request.CDB[8] = (size >> 8) & 0xFF;
2572 c->Request.CDB[9] = size & 0xFF;
2573 break;
2574
2575 case CCISS_READ_CAPACITY:
1da177e4
LT		 2576 c->Request.CDBLen = 10;
2577 c->Request.Type.Attribute = ATTR_SIMPLE;
2578 c->Request.Type.Direction = XFER_READ;
2579 c->Request.Timeout = 0;
2580 c->Request.CDB[0] = cmd;
7c832835 2581 break;
00988a35 2582 case CCISS_READ_CAPACITY_16:
00988a35
MMOD		 2583 c->Request.CDBLen = 16;
2584 c->Request.Type.Attribute = ATTR_SIMPLE;
2585 c->Request.Type.Direction = XFER_READ;
2586 c->Request.Timeout = 0;
2587 c->Request.CDB[0] = cmd;
2588 c->Request.CDB[1] = 0x10;
2589 c->Request.CDB[10] = (size >> 24) & 0xFF;
2590 c->Request.CDB[11] = (size >> 16) & 0xFF;
2591 c->Request.CDB[12] = (size >> 8) & 0xFF;
2592 c->Request.CDB[13] = size & 0xFF;
2593 c->Request.Timeout = 0;
2594 c->Request.CDB[0] = cmd;
2595 break;
1da177e4
LT		 2596 case CCISS_CACHE_FLUSH:
2597 c->Request.CDBLen = 12;
2598 c->Request.Type.Attribute = ATTR_SIMPLE;
2599 c->Request.Type.Direction = XFER_WRITE;
2600 c->Request.Timeout = 0;
2601 c->Request.CDB[0] = BMIC_WRITE;
2602 c->Request.CDB[6] = BMIC_CACHE_FLUSH;
7c832835 2603 break;
88f627ae 2604 case TEST_UNIT_READY:
88f627ae
SC		 2605 c->Request.CDBLen = 6;
2606 c->Request.Type.Attribute = ATTR_SIMPLE;
2607 c->Request.Type.Direction = XFER_NONE;
2608 c->Request.Timeout = 0;
2609 break;
1da177e4 2610 default:
b2a4a43d 2611 dev_warn(&h->pdev->dev, "Unknown Command 0x%c\n", cmd);
e2019b58 2612 return IO_ERROR;
1da177e4
LT		 2613 }
2614 } else if (cmd_type == TYPE_MSG) {
2615 switch (cmd) {
8f71bb82 2616 case CCISS_ABORT_MSG:
3da8b713 2617 c->Request.CDBLen = 12;
2618 c->Request.Type.Attribute = ATTR_SIMPLE;
2619 c->Request.Type.Direction = XFER_WRITE;
2620 c->Request.Timeout = 0;
7c832835
BH		 2621 c->Request.CDB[0] = cmd; /* abort */
2622 c->Request.CDB[1] = 0; /* abort a command */
3da8b713 2623 /* buff contains the tag of the command to abort */
2624 memcpy(&c->Request.CDB[4], buff, 8);
2625 break;
8f71bb82 2626 case CCISS_RESET_MSG:
88f627ae 2627 c->Request.CDBLen = 16;
3da8b713 2628 c->Request.Type.Attribute = ATTR_SIMPLE;
88f627ae 2629 c->Request.Type.Direction = XFER_NONE;
3da8b713 2630 c->Request.Timeout = 0;
2631 memset(&c->Request.CDB[0], 0, sizeof(c->Request.CDB));
7c832835 2632 c->Request.CDB[0] = cmd; /* reset */
8f71bb82 2633 c->Request.CDB[1] = CCISS_RESET_TYPE_TARGET;
00988a35 2634 break;
8f71bb82 2635 case CCISS_NOOP_MSG:
1da177e4
LT		 2636 c->Request.CDBLen = 1;
2637 c->Request.Type.Attribute = ATTR_SIMPLE;
2638 c->Request.Type.Direction = XFER_WRITE;
2639 c->Request.Timeout = 0;
2640 c->Request.CDB[0] = cmd;
2641 break;
2642 default:
b2a4a43d
SC		 2643 dev_warn(&h->pdev->dev,
2644 "unknown message type %d\n", cmd);
1da177e4
LT		 2645 return IO_ERROR;
2646 }
2647 } else {
b2a4a43d 2648 dev_warn(&h->pdev->dev, "unknown command type %d\n", cmd_type);
1da177e4
LT		 2649 return IO_ERROR;
2650 }
2651 /* Fill in the scatter gather information */
2652 if (size > 0) {
2653 buff_dma_handle.val = (__u64) pci_map_single(h->pdev,
7c832835
BH		 2654 buff, size,
2655 PCI_DMA_BIDIRECTIONAL);
1da177e4
LT		 2656 c->SG[0].Addr.lower = buff_dma_handle.val32.lower;
2657 c->SG[0].Addr.upper = buff_dma_handle.val32.upper;
2658 c->SG[0].Len = size;
7c832835 2659 c->SG[0].Ext = 0; /* we are not chaining */
1da177e4
LT		 2660 }
2661 return status;
2662}
7c832835 2663
edc83d47
JA		 2664static int __devinit cciss_send_reset(ctlr_info_t *h, unsigned char *scsi3addr,
2665 u8 reset_type)
2666{
2667 CommandList_struct *c;
2668 int return_status;
2669
2670 c = cmd_alloc(h);
2671 if (!c)
2672 return -ENOMEM;
2673 return_status = fill_cmd(h, c, CCISS_RESET_MSG, NULL, 0, 0,
2674 CTLR_LUNID, TYPE_MSG);
2675 c->Request.CDB[1] = reset_type; /* fill_cmd defaults to target reset */
2676 if (return_status != IO_OK) {
2677 cmd_special_free(h, c);
2678 return return_status;
2679 }
2680 c->waiting = NULL;
2681 enqueue_cmd_and_start_io(h, c);
2682 /* Don't wait for completion, the reset won't complete. Don't free
2683 * the command either. This is the last command we will send before
2684 * re-initializing everything, so it doesn't matter and won't leak.
2685 */
2686 return 0;
2687}
2688
3c2ab402 2689static int check_target_status(ctlr_info_t *h, CommandList_struct *c)
2690{
2691 switch (c->err_info->ScsiStatus) {
2692 case SAM_STAT_GOOD:
2693 return IO_OK;
2694 case SAM_STAT_CHECK_CONDITION:
2695 switch (0xf & c->err_info->SenseInfo[2]) {
2696 case 0: return IO_OK; /* no sense */
2697 case 1: return IO_OK; /* recovered error */
2698 default:
c08fac65
SC		 2699 if (check_for_unit_attention(h, c))
2700 return IO_NEEDS_RETRY;
b2a4a43d 2701 dev_warn(&h->pdev->dev, "cmd 0x%02x "
3c2ab402 2702 "check condition, sense key = 0x%02x\n",
b2a4a43d 2703 c->Request.CDB[0], c->err_info->SenseInfo[2]);
3c2ab402 2704 }
2705 break;
2706 default:
b2a4a43d
SC		 2707 dev_warn(&h->pdev->dev, "cmd 0x%02x"
2708 "scsi status = 0x%02x\n",
3c2ab402 2709 c->Request.CDB[0], c->err_info->ScsiStatus);
2710 break;
2711 }
2712 return IO_ERROR;
2713}
2714
789a424a 2715static int process_sendcmd_error(ctlr_info_t *h, CommandList_struct *c)
1da177e4 2716{
5390cfc3 2717 int return_status = IO_OK;
7c832835 2718
789a424a 2719 if (c->err_info->CommandStatus == CMD_SUCCESS)
2720 return IO_OK;
5390cfc3 2721
2722 switch (c->err_info->CommandStatus) {
2723 case CMD_TARGET_STATUS:
3c2ab402 2724 return_status = check_target_status(h, c);
5390cfc3 2725 break;
2726 case CMD_DATA_UNDERRUN:
2727 case CMD_DATA_OVERRUN:
2728 /* expected for inquiry and report lun commands */
2729 break;
2730 case CMD_INVALID:
b2a4a43d 2731 dev_warn(&h->pdev->dev, "cmd 0x%02x is "
5390cfc3 2732 "reported invalid\n", c->Request.CDB[0]);
2733 return_status = IO_ERROR;
2734 break;
2735 case CMD_PROTOCOL_ERR:
b2a4a43d
SC		 2736 dev_warn(&h->pdev->dev, "cmd 0x%02x has "
2737 "protocol error\n", c->Request.CDB[0]);
5390cfc3 2738 return_status = IO_ERROR;
2739 break;
2740 case CMD_HARDWARE_ERR:
b2a4a43d 2741 dev_warn(&h->pdev->dev, "cmd 0x%02x had "
5390cfc3 2742 " hardware error\n", c->Request.CDB[0]);
2743 return_status = IO_ERROR;
2744 break;
2745 case CMD_CONNECTION_LOST:
b2a4a43d 2746 dev_warn(&h->pdev->dev, "cmd 0x%02x had "
5390cfc3 2747 "connection lost\n", c->Request.CDB[0]);
2748 return_status = IO_ERROR;
2749 break;
2750 case CMD_ABORTED:
b2a4a43d 2751 dev_warn(&h->pdev->dev, "cmd 0x%02x was "
5390cfc3 2752 "aborted\n", c->Request.CDB[0]);
2753 return_status = IO_ERROR;
2754 break;
2755 case CMD_ABORT_FAILED:
b2a4a43d 2756 dev_warn(&h->pdev->dev, "cmd 0x%02x reports "
5390cfc3 2757 "abort failed\n", c->Request.CDB[0]);
2758 return_status = IO_ERROR;
2759 break;
2760 case CMD_UNSOLICITED_ABORT:
b2a4a43d 2761 dev_warn(&h->pdev->dev, "unsolicited abort 0x%02x\n",
5390cfc3 2762 c->Request.CDB[0]);
789a424a 2763 return_status = IO_NEEDS_RETRY;
5390cfc3 2764 break;
6d9a4f9e
SC		 2765 case CMD_UNABORTABLE:
2766 dev_warn(&h->pdev->dev, "cmd unabortable\n");
2767 return_status = IO_ERROR;
2768 break;
5390cfc3 2769 default:
b2a4a43d 2770 dev_warn(&h->pdev->dev, "cmd 0x%02x returned "
5390cfc3 2771 "unknown status %x\n", c->Request.CDB[0],
2772 c->err_info->CommandStatus);
2773 return_status = IO_ERROR;
7c832835 2774 }
789a424a 2775 return return_status;
2776}
2777
2778static int sendcmd_withirq_core(ctlr_info_t *h, CommandList_struct *c,
2779 int attempt_retry)
2780{
2781 DECLARE_COMPLETION_ONSTACK(wait);
2782 u64bit buff_dma_handle;
789a424a 2783 int return_status = IO_OK;
2784
2785resend_cmd2:
2786 c->waiting = &wait;
664a717d 2787 enqueue_cmd_and_start_io(h, c);
789a424a 2788
2789 wait_for_completion(&wait);
2790
2791 if (c->err_info->CommandStatus == 0 || !attempt_retry)
2792 goto command_done;
2793
2794 return_status = process_sendcmd_error(h, c);
2795
2796 if (return_status == IO_NEEDS_RETRY &&
2797 c->retry_count < MAX_CMD_RETRIES) {
b2a4a43d 2798 dev_warn(&h->pdev->dev, "retrying 0x%02x\n",
789a424a 2799 c->Request.CDB[0]);
2800 c->retry_count++;
2801 /* erase the old error information */
2802 memset(c->err_info, 0, sizeof(ErrorInfo_struct));
2803 return_status = IO_OK;
2804 INIT_COMPLETION(wait);
2805 goto resend_cmd2;
2806 }
5390cfc3 2807
2808command_done:
1da177e4 2809 /* unlock the buffers from DMA */
bb2a37bf
MM		 2810 buff_dma_handle.val32.lower = c->SG[0].Addr.lower;
2811 buff_dma_handle.val32.upper = c->SG[0].Addr.upper;
7c832835
BH		 2812 pci_unmap_single(h->pdev, (dma_addr_t) buff_dma_handle.val,
2813 c->SG[0].Len, PCI_DMA_BIDIRECTIONAL);
5390cfc3 2814 return return_status;
2815}
2816
f70dba83 2817static int sendcmd_withirq(ctlr_info_t *h, __u8 cmd, void *buff, size_t size,
b57695fe 2818 __u8 page_code, unsigned char scsi3addr[],
2819 int cmd_type)
5390cfc3 2820{
5390cfc3 2821 CommandList_struct *c;
2822 int return_status;
2823
6b4d96b8 2824 c = cmd_special_alloc(h);
5390cfc3 2825 if (!c)
2826 return -ENOMEM;
f70dba83 2827 return_status = fill_cmd(h, c, cmd, buff, size, page_code,
b57695fe 2828 scsi3addr, cmd_type);
5390cfc3 2829 if (return_status == IO_OK)
789a424a 2830 return_status = sendcmd_withirq_core(h, c, 1);
2831
6b4d96b8 2832 cmd_special_free(h, c);
7c832835 2833 return return_status;
1da177e4 2834}
7c832835 2835
f70dba83 2836static void cciss_geometry_inquiry(ctlr_info_t *h, int logvol,
7b838bde 2837 sector_t total_size,
7c832835
BH		 2838 unsigned int block_size,
2839 InquiryData_struct *inq_buff,
2840 drive_info_struct *drv)
1da177e4
LT		 2841{
2842 int return_code;
00988a35 2843 unsigned long t;
b57695fe 2844 unsigned char scsi3addr[8];
00988a35 2845
1da177e4 2846 memset(inq_buff, 0, sizeof(InquiryData_struct));
f70dba83
SC		 2847 log_unit_to_scsi3addr(h, scsi3addr, logvol);
2848 return_code = sendcmd_withirq(h, CISS_INQUIRY, inq_buff,
7b838bde 2849 sizeof(*inq_buff), 0xC1, scsi3addr, TYPE_CMD);
1da177e4 2850 if (return_code == IO_OK) {
7c832835 2851 if (inq_buff->data_byte[8] == 0xFF) {
b2a4a43d
SC		 2852 dev_warn(&h->pdev->dev,
2853 "reading geometry failed, volume "
7c832835 2854 "does not support reading geometry\n");
1da177e4 2855 drv->heads = 255;
b028461d 2856 drv->sectors = 32; /* Sectors per track */
7f42d3b8 2857 drv->cylinders = total_size + 1;
89f97ad1 2858 drv->raid_level = RAID_UNKNOWN;
1da177e4 2859 } else {
1da177e4
LT		 2860 drv->heads = inq_buff->data_byte[6];
2861 drv->sectors = inq_buff->data_byte[7];
2862 drv->cylinders = (inq_buff->data_byte[4] & 0xff) << 8;
2863 drv->cylinders += inq_buff->data_byte[5];
2864 drv->raid_level = inq_buff->data_byte[8];
3f7705ea
MW		 2865 }
2866 drv->block_size = block_size;
97c06978 2867 drv->nr_blocks = total_size + 1;
3f7705ea
MW		 2868 t = drv->heads * drv->sectors;
2869 if (t > 1) {
97c06978
MMOD		 2870 sector_t real_size = total_size + 1;
2871 unsigned long rem = sector_div(real_size, t);
3f7705ea 2872 if (rem)
97c06978
MMOD		 2873 real_size++;
2874 drv->cylinders = real_size;
1da177e4 2875 }
7c832835 2876 } else { /* Get geometry failed */
b2a4a43d 2877 dev_warn(&h->pdev->dev, "reading geometry failed\n");
1da177e4 2878 }
1da177e4 2879}
7c832835 2880
1da177e4 2881static void
f70dba83 2882cciss_read_capacity(ctlr_info_t *h, int logvol, sector_t *total_size,
7c832835 2883 unsigned int *block_size)
1da177e4 2884{
00988a35 2885 ReadCapdata_struct *buf;
1da177e4 2886 int return_code;
b57695fe 2887 unsigned char scsi3addr[8];
1aebe187
MK		 2888
2889 buf = kzalloc(sizeof(ReadCapdata_struct), GFP_KERNEL);
2890 if (!buf) {
b2a4a43d 2891 dev_warn(&h->pdev->dev, "out of memory\n");
00988a35
MMOD		 2892 return;
2893 }
1aebe187 2894
f70dba83
SC		 2895 log_unit_to_scsi3addr(h, scsi3addr, logvol);
2896 return_code = sendcmd_withirq(h, CCISS_READ_CAPACITY, buf,
7b838bde 2897 sizeof(ReadCapdata_struct), 0, scsi3addr, TYPE_CMD);
1da177e4 2898 if (return_code == IO_OK) {
4c1f2b31
AV		 2899 *total_size = be32_to_cpu(*(__be32 *) buf->total_size);
2900 *block_size = be32_to_cpu(*(__be32 *) buf->block_size);
7c832835 2901 } else { /* read capacity command failed */
b2a4a43d 2902 dev_warn(&h->pdev->dev, "read capacity failed\n");
1da177e4
LT		 2903 *total_size = 0;
2904 *block_size = BLOCK_SIZE;
2905 }
00988a35 2906 kfree(buf);
00988a35
MMOD		 2907}
2908
f70dba83 2909static void cciss_read_capacity_16(ctlr_info_t *h, int logvol,
7b838bde 2910 sector_t *total_size, unsigned int *block_size)
00988a35
MMOD		 2911{
2912 ReadCapdata_struct_16 *buf;
2913 int return_code;
b57695fe 2914 unsigned char scsi3addr[8];
1aebe187
MK		 2915
2916 buf = kzalloc(sizeof(ReadCapdata_struct_16), GFP_KERNEL);
2917 if (!buf) {
b2a4a43d 2918 dev_warn(&h->pdev->dev, "out of memory\n");
00988a35
MMOD		 2919 return;
2920 }
1aebe187 2921
f70dba83
SC		 2922 log_unit_to_scsi3addr(h, scsi3addr, logvol);
2923 return_code = sendcmd_withirq(h, CCISS_READ_CAPACITY_16,
2924 buf, sizeof(ReadCapdata_struct_16),
7b838bde 2925 0, scsi3addr, TYPE_CMD);
00988a35 2926 if (return_code == IO_OK) {
4c1f2b31
AV		 2927 *total_size = be64_to_cpu(*(__be64 *) buf->total_size);
2928 *block_size = be32_to_cpu(*(__be32 *) buf->block_size);
00988a35 2929 } else { /* read capacity command failed */
b2a4a43d 2930 dev_warn(&h->pdev->dev, "read capacity failed\n");
00988a35
MMOD		 2931 *total_size = 0;
2932 *block_size = BLOCK_SIZE;
2933 }
b2a4a43d 2934 dev_info(&h->pdev->dev, " blocks= %llu block_size= %d\n",
97c06978 2935 (unsigned long long)*total_size+1, *block_size);
00988a35 2936 kfree(buf);
1da177e4
LT		 2937}
2938
1da177e4
LT		 2939static int cciss_revalidate(struct gendisk *disk)
2940{
2941 ctlr_info_t *h = get_host(disk);
2942 drive_info_struct *drv = get_drv(disk);
2943 int logvol;
7c832835 2944 int FOUND = 0;
1da177e4 2945 unsigned int block_size;
00988a35 2946 sector_t total_size;
1da177e4
LT		 2947 InquiryData_struct *inq_buff = NULL;
2948
68264e9d 2949 for (logvol = 0; logvol <= h->highest_lun; logvol++) {
0fc13c89 2950 if (!h->drv[logvol])
453434cf 2951 continue;
9cef0d2f 2952 if (memcmp(h->drv[logvol]->LunID, drv->LunID,
39ccf9a6 2953 sizeof(drv->LunID)) == 0) {
7c832835 2954 FOUND = 1;
1da177e4
LT		 2955 break;
2956 }
2957 }
2958
7c832835
BH		 2959 if (!FOUND)
2960 return 1;
1da177e4 2961
7c832835
BH		 2962 inq_buff = kmalloc(sizeof(InquiryData_struct), GFP_KERNEL);
2963 if (inq_buff == NULL) {
b2a4a43d 2964 dev_warn(&h->pdev->dev, "out of memory\n");
7c832835
BH		 2965 return 1;
2966 }
00988a35 2967 if (h->cciss_read == CCISS_READ_10) {
f70dba83 2968 cciss_read_capacity(h, logvol,
00988a35
MMOD		 2969 &total_size, &block_size);
2970 } else {
f70dba83 2971 cciss_read_capacity_16(h, logvol,
00988a35
MMOD		 2972 &total_size, &block_size);
2973 }
f70dba83 2974 cciss_geometry_inquiry(h, logvol, total_size, block_size,
7c832835 2975 inq_buff, drv);
1da177e4 2976
e1defc4f 2977 blk_queue_logical_block_size(drv->queue, drv->block_size);
1da177e4
LT		 2978 set_capacity(disk, drv->nr_blocks);
2979
1da177e4
LT		 2980 kfree(inq_buff);
2981 return 0;
2982}
2983
1da177e4
LT		 2984/*
2985 * Map (physical) PCI mem into (virtual) kernel space
2986 */
2987static void __iomem *remap_pci_mem(ulong base, ulong size)
2988{
7c832835
BH		 2989 ulong page_base = ((ulong) base) & PAGE_MASK;
2990 ulong page_offs = ((ulong) base) - page_base;
2991 void __iomem *page_remapped = ioremap(page_base, page_offs + size);
1da177e4 2992
7c832835 2993 return page_remapped ? (page_remapped + page_offs) : NULL;
1da177e4
LT		 2994}
2995
7c832835
BH		 2996/*
2997 * Takes jobs of the Q and sends them to the hardware, then puts it on
2998 * the Q to wait for completion.
2999 */
3000static void start_io(ctlr_info_t *h)
1da177e4
LT		 3001{
3002 CommandList_struct *c;
7c832835 3003
e6e1ee93
JA		 3004 while (!list_empty(&h->reqQ)) {
3005 c = list_entry(h->reqQ.next, CommandList_struct, list);
1da177e4
LT		 3006 /* can't do anything if fifo is full */
3007 if ((h->access.fifo_full(h))) {
b2a4a43d 3008 dev_warn(&h->pdev->dev, "fifo full\n");
1da177e4
LT		 3009 break;
3010 }
3011
7c832835 3012 /* Get the first entry from the Request Q */
8a3173de 3013 removeQ(c);
1da177e4 3014 h->Qdepth--;
7c832835
BH		 3015
3016 /* Tell the controller execute command */
1da177e4 3017 h->access.submit_command(h, c);
7c832835
BH		 3018
3019 /* Put job onto the completed Q */
8a3173de 3020 addQ(&h->cmpQ, c);
1da177e4
LT		 3021 }
3022}
7c832835 3023
f70dba83 3024/* Assumes that h->lock is held. */
1da177e4
LT		 3025/* Zeros out the error record and then resends the command back */
3026/* to the controller */
7c832835 3027static inline void resend_cciss_cmd(ctlr_info_t *h, CommandList_struct *c)
1da177e4
LT		 3028{
3029 /* erase the old error information */
3030 memset(c->err_info, 0, sizeof(ErrorInfo_struct));
3031
3032 /* add it to software queue and then send it to the controller */
8a3173de 3033 addQ(&h->reqQ, c);
1da177e4 3034 h->Qdepth++;
7c832835 3035 if (h->Qdepth > h->maxQsinceinit)
1da177e4
LT		 3036 h->maxQsinceinit = h->Qdepth;
3037
3038 start_io(h);
3039}
a9925a06 3040
1a614f50
SC		 3041static inline unsigned int make_status_bytes(unsigned int scsi_status_byte,
3042 unsigned int msg_byte, unsigned int host_byte,
3043 unsigned int driver_byte)
3044{
3045 /* inverse of macros in scsi.h */
3046 return (scsi_status_byte & 0xff) |
3047 ((msg_byte & 0xff) << 8) |
3048 ((host_byte & 0xff) << 16) |
3049 ((driver_byte & 0xff) << 24);
3050}
3051
0a9279cc
MM		 3052static inline int evaluate_target_status(ctlr_info_t *h,
3053 CommandList_struct *cmd, int *retry_cmd)
03bbfee5
MMOD		 3054{
3055 unsigned char sense_key;
1a614f50
SC		 3056 unsigned char status_byte, msg_byte, host_byte, driver_byte;
3057 int error_value;
3058
0a9279cc 3059 *retry_cmd = 0;
1a614f50
SC		 3060 /* If we get in here, it means we got "target status", that is, scsi status */
3061 status_byte = cmd->err_info->ScsiStatus;
3062 driver_byte = DRIVER_OK;
3063 msg_byte = cmd->err_info->CommandStatus; /* correct? seems too device specific */
3064
33659ebb 3065 if (cmd->rq->cmd_type == REQ_TYPE_BLOCK_PC)
1a614f50
SC		 3066 host_byte = DID_PASSTHROUGH;
3067 else
3068 host_byte = DID_OK;
3069
3070 error_value = make_status_bytes(status_byte, msg_byte,
3071 host_byte, driver_byte);
03bbfee5 3072
1a614f50 3073 if (cmd->err_info->ScsiStatus != SAM_STAT_CHECK_CONDITION) {
33659ebb 3074 if (cmd->rq->cmd_type != REQ_TYPE_BLOCK_PC)
b2a4a43d 3075 dev_warn(&h->pdev->dev, "cmd %p "
03bbfee5
MMOD		 3076 "has SCSI Status 0x%x\n",
3077 cmd, cmd->err_info->ScsiStatus);
1a614f50 3078 return error_value;
03bbfee5
MMOD		 3079 }
3080
3081 /* check the sense key */
3082 sense_key = 0xf & cmd->err_info->SenseInfo[2];
3083 /* no status or recovered error */
33659ebb
CH		 3084 if (((sense_key == 0x0) || (sense_key == 0x1)) &&
3085 (cmd->rq->cmd_type != REQ_TYPE_BLOCK_PC))
1a614f50 3086 error_value = 0;
03bbfee5 3087
0a9279cc 3088 if (check_for_unit_attention(h, cmd)) {
33659ebb 3089 *retry_cmd = !(cmd->rq->cmd_type == REQ_TYPE_BLOCK_PC);
0a9279cc
MM		 3090 return 0;
3091 }
3092
33659ebb
CH		 3093 /* Not SG_IO or similar? */
3094 if (cmd->rq->cmd_type != REQ_TYPE_BLOCK_PC) {
1a614f50 3095 if (error_value != 0)
b2a4a43d 3096 dev_warn(&h->pdev->dev, "cmd %p has CHECK CONDITION"
03bbfee5 3097 " sense key = 0x%x\n", cmd, sense_key);
1a614f50 3098 return error_value;
03bbfee5
MMOD		 3099 }
3100
3101 /* SG_IO or similar, copy sense data back */
3102 if (cmd->rq->sense) {
3103 if (cmd->rq->sense_len > cmd->err_info->SenseLen)
3104 cmd->rq->sense_len = cmd->err_info->SenseLen;
3105 memcpy(cmd->rq->sense, cmd->err_info->SenseInfo,
3106 cmd->rq->sense_len);
3107 } else
3108 cmd->rq->sense_len = 0;
3109
1a614f50 3110 return error_value;
03bbfee5
MMOD		 3111}
3112
7c832835 3113/* checks the status of the job and calls complete buffers to mark all
a9925a06
JA		 3114 * buffers for the completed job. Note that this function does not need
3115 * to hold the hba/queue lock.
7c832835
BH		 3116 */
3117static inline void complete_command(ctlr_info_t *h, CommandList_struct *cmd,
3118 int timeout)
1da177e4 3119{
1da177e4 3120 int retry_cmd = 0;
198b7660
MMOD		 3121 struct request *rq = cmd->rq;
3122
3123 rq->errors = 0;
7c832835 3124
1da177e4 3125 if (timeout)
1a614f50 3126 rq->errors = make_status_bytes(0, 0, 0, DRIVER_TIMEOUT);
1da177e4 3127
d38ae168
MMOD		 3128 if (cmd->err_info->CommandStatus == 0) /* no error has occurred */
3129 goto after_error_processing;
7c832835 3130
d38ae168 3131 switch (cmd->err_info->CommandStatus) {
d38ae168 3132 case CMD_TARGET_STATUS:
0a9279cc 3133 rq->errors = evaluate_target_status(h, cmd, &retry_cmd);
d38ae168
MMOD		 3134 break;
3135 case CMD_DATA_UNDERRUN:
33659ebb 3136 if (cmd->rq->cmd_type == REQ_TYPE_FS) {
b2a4a43d 3137 dev_warn(&h->pdev->dev, "cmd %p has"
03bbfee5
MMOD		 3138 " completed with data underrun "
3139 "reported\n", cmd);
c3a4d78c 3140 cmd->rq->resid_len = cmd->err_info->ResidualCnt;
03bbfee5 3141 }
d38ae168
MMOD		 3142 break;
3143 case CMD_DATA_OVERRUN:
33659ebb 3144 if (cmd->rq->cmd_type == REQ_TYPE_FS)
b2a4a43d 3145 dev_warn(&h->pdev->dev, "cciss: cmd %p has"
03bbfee5
MMOD		 3146 " completed with data overrun "
3147 "reported\n", cmd);
d38ae168
MMOD		 3148 break;
3149 case CMD_INVALID:
b2a4a43d 3150 dev_warn(&h->pdev->dev, "cciss: cmd %p is "
d38ae168 3151 "reported invalid\n", cmd);
1a614f50
SC		 3152 rq->errors = make_status_bytes(SAM_STAT_GOOD,
3153 cmd->err_info->CommandStatus, DRIVER_OK,
33659ebb
CH		 3154 (cmd->rq->cmd_type == REQ_TYPE_BLOCK_PC) ?
3155 DID_PASSTHROUGH : DID_ERROR);
d38ae168
MMOD		 3156 break;
3157 case CMD_PROTOCOL_ERR:
b2a4a43d
SC		 3158 dev_warn(&h->pdev->dev, "cciss: cmd %p has "
3159 "protocol error\n", cmd);
1a614f50
SC		 3160 rq->errors = make_status_bytes(SAM_STAT_GOOD,
3161 cmd->err_info->CommandStatus, DRIVER_OK,
33659ebb
CH		 3162 (cmd->rq->cmd_type == REQ_TYPE_BLOCK_PC) ?
3163 DID_PASSTHROUGH : DID_ERROR);
d38ae168
MMOD		 3164 break;
3165 case CMD_HARDWARE_ERR:
b2a4a43d 3166 dev_warn(&h->pdev->dev, "cciss: cmd %p had "
d38ae168 3167 " hardware error\n", cmd);
1a614f50
SC		 3168 rq->errors = make_status_bytes(SAM_STAT_GOOD,
3169 cmd->err_info->CommandStatus, DRIVER_OK,
33659ebb
CH		 3170 (cmd->rq->cmd_type == REQ_TYPE_BLOCK_PC) ?
3171 DID_PASSTHROUGH : DID_ERROR);
d38ae168
MMOD		 3172 break;
3173 case CMD_CONNECTION_LOST:
b2a4a43d 3174 dev_warn(&h->pdev->dev, "cciss: cmd %p had "
d38ae168 3175 "connection lost\n", cmd);
1a614f50
SC		 3176 rq->errors = make_status_bytes(SAM_STAT_GOOD,
3177 cmd->err_info->CommandStatus, DRIVER_OK,
33659ebb
CH		 3178 (cmd->rq->cmd_type == REQ_TYPE_BLOCK_PC) ?
3179 DID_PASSTHROUGH : DID_ERROR);
d38ae168
MMOD		 3180 break;
3181 case CMD_ABORTED:
b2a4a43d 3182 dev_warn(&h->pdev->dev, "cciss: cmd %p was "
d38ae168 3183 "aborted\n", cmd);
1a614f50
SC		 3184 rq->errors = make_status_bytes(SAM_STAT_GOOD,
3185 cmd->err_info->CommandStatus, DRIVER_OK,
33659ebb
CH		 3186 (cmd->rq->cmd_type == REQ_TYPE_BLOCK_PC) ?
3187 DID_PASSTHROUGH : DID_ABORT);
d38ae168
MMOD		 3188 break;
3189 case CMD_ABORT_FAILED:
b2a4a43d 3190 dev_warn(&h->pdev->dev, "cciss: cmd %p reports "
d38ae168 3191 "abort failed\n", cmd);
1a614f50
SC		 3192 rq->errors = make_status_bytes(SAM_STAT_GOOD,
3193 cmd->err_info->CommandStatus, DRIVER_OK,
33659ebb
CH		 3194 (cmd->rq->cmd_type == REQ_TYPE_BLOCK_PC) ?
3195 DID_PASSTHROUGH : DID_ERROR);
d38ae168
MMOD		 3196 break;
3197 case CMD_UNSOLICITED_ABORT:
b2a4a43d 3198 dev_warn(&h->pdev->dev, "cciss%d: unsolicited "
d38ae168
MMOD		 3199 "abort %p\n", h->ctlr, cmd);
3200 if (cmd->retry_count < MAX_CMD_RETRIES) {
3201 retry_cmd = 1;
b2a4a43d 3202 dev_warn(&h->pdev->dev, "retrying %p\n", cmd);
d38ae168
MMOD		 3203 cmd->retry_count++;
3204 } else
b2a4a43d
SC		 3205 dev_warn(&h->pdev->dev,
3206 "%p retried too many times\n", cmd);
1a614f50
SC		 3207 rq->errors = make_status_bytes(SAM_STAT_GOOD,
3208 cmd->err_info->CommandStatus, DRIVER_OK,
33659ebb
CH		 3209 (cmd->rq->cmd_type == REQ_TYPE_BLOCK_PC) ?
3210 DID_PASSTHROUGH : DID_ABORT);
d38ae168
MMOD		 3211 break;
3212 case CMD_TIMEOUT:
b2a4a43d 3213 dev_warn(&h->pdev->dev, "cmd %p timedout\n", cmd);
1a614f50
SC		 3214 rq->errors = make_status_bytes(SAM_STAT_GOOD,
3215 cmd->err_info->CommandStatus, DRIVER_OK,
33659ebb
CH		 3216 (cmd->rq->cmd_type == REQ_TYPE_BLOCK_PC) ?
3217 DID_PASSTHROUGH : DID_ERROR);
d38ae168 3218 break;
6d9a4f9e
SC		 3219 case CMD_UNABORTABLE:
3220 dev_warn(&h->pdev->dev, "cmd %p unabortable\n", cmd);
3221 rq->errors = make_status_bytes(SAM_STAT_GOOD,
3222 cmd->err_info->CommandStatus, DRIVER_OK,
3223 cmd->rq->cmd_type == REQ_TYPE_BLOCK_PC ?
3224 DID_PASSTHROUGH : DID_ERROR);
3225 break;
d38ae168 3226 default:
b2a4a43d 3227 dev_warn(&h->pdev->dev, "cmd %p returned "
d38ae168
MMOD		 3228 "unknown status %x\n", cmd,
3229 cmd->err_info->CommandStatus);
1a614f50
SC		 3230 rq->errors = make_status_bytes(SAM_STAT_GOOD,
3231 cmd->err_info->CommandStatus, DRIVER_OK,
33659ebb
CH		 3232 (cmd->rq->cmd_type == REQ_TYPE_BLOCK_PC) ?
3233 DID_PASSTHROUGH : DID_ERROR);
1da177e4 3234 }
d38ae168
MMOD		 3235
3236after_error_processing:
3237
1da177e4 3238 /* We need to return this command */
7c832835
BH		 3239 if (retry_cmd) {
3240 resend_cciss_cmd(h, cmd);
1da177e4 3241 return;
7c832835 3242 }
03bbfee5 3243 cmd->rq->completion_data = cmd;
a9925a06 3244 blk_complete_request(cmd->rq);
1da177e4
LT		 3245}
3246
0c2b3908
MM		 3247static inline u32 cciss_tag_contains_index(u32 tag)
3248{
5e216153 3249#define DIRECT_LOOKUP_BIT 0x10
0c2b3908
MM		 3250 return tag & DIRECT_LOOKUP_BIT;
3251}
3252
3253static inline u32 cciss_tag_to_index(u32 tag)
3254{
5e216153 3255#define DIRECT_LOOKUP_SHIFT 5
0c2b3908
MM		 3256 return tag >> DIRECT_LOOKUP_SHIFT;
3257}
3258
0498cc2a 3259static inline u32 cciss_tag_discard_error_bits(ctlr_info_t *h, u32 tag)
0c2b3908 3260{
0498cc2a
SC		 3261#define CCISS_PERF_ERROR_BITS ((1 << DIRECT_LOOKUP_SHIFT) - 1)
3262#define CCISS_SIMPLE_ERROR_BITS 0x03
3263 if (likely(h->transMethod & CFGTBL_Trans_Performant))
3264 return tag & ~CCISS_PERF_ERROR_BITS;
3265 return tag & ~CCISS_SIMPLE_ERROR_BITS;
0c2b3908
MM		 3266}
3267
3268static inline void cciss_mark_tag_indexed(u32 *tag)
3269{
3270 *tag |= DIRECT_LOOKUP_BIT;
3271}
3272
3273static inline void cciss_set_tag_index(u32 *tag, u32 index)
3274{
3275 *tag |= (index << DIRECT_LOOKUP_SHIFT);
3276}
3277
7c832835
BH		 3278/*
3279 * Get a request and submit it to the controller.
1da177e4 3280 */
165125e1 3281static void do_cciss_request(struct request_queue *q)
1da177e4 3282{
7c832835 3283 ctlr_info_t *h = q->queuedata;
1da177e4 3284 CommandList_struct *c;
00988a35
MMOD		 3285 sector_t start_blk;
3286 int seg;
1da177e4
LT		 3287 struct request *creq;
3288 u64bit temp64;
5c07a311
DB		 3289 struct scatterlist *tmp_sg;
3290 SGDescriptor_struct *curr_sg;
1da177e4
LT		 3291 drive_info_struct *drv;
3292 int i, dir;
5c07a311
DB		 3293 int sg_index = 0;
3294 int chained = 0;
1da177e4 3295
7c832835 3296 queue:
9934c8c0 3297 creq = blk_peek_request(q);
1da177e4
LT		 3298 if (!creq)
3299 goto startio;
3300
5c07a311 3301 BUG_ON(creq->nr_phys_segments > h->maxsgentries);
1da177e4 3302
6b4d96b8
SC		 3303 c = cmd_alloc(h);
3304 if (!c)
1da177e4
LT		 3305 goto full;
3306
9934c8c0 3307 blk_start_request(creq);
1da177e4 3308
5c07a311 3309 tmp_sg = h->scatter_list[c->cmdindex];
1da177e4
LT		 3310 spin_unlock_irq(q->queue_lock);
3311
3312 c->cmd_type = CMD_RWREQ;
3313 c->rq = creq;
7c832835
BH		 3314
3315 /* fill in the request */
1da177e4 3316 drv = creq->rq_disk->private_data;
b028461d 3317 c->Header.ReplyQueue = 0; /* unused in simple mode */
33079b21
MM		 3318 /* got command from pool, so use the command block index instead */
3319 /* for direct lookups. */
3320 /* The first 2 bits are reserved for controller error reporting. */
0c2b3908
MM		 3321 cciss_set_tag_index(&c->Header.Tag.lower, c->cmdindex);
3322 cciss_mark_tag_indexed(&c->Header.Tag.lower);
39ccf9a6 3323 memcpy(&c->Header.LUN, drv->LunID, sizeof(drv->LunID));
b028461d 3324 c->Request.CDBLen = 10; /* 12 byte commands not in FW yet; */
3325 c->Request.Type.Type = TYPE_CMD; /* It is a command. */
7c832835
BH		 3326 c->Request.Type.Attribute = ATTR_SIMPLE;
3327 c->Request.Type.Direction =
a52de245 3328 (rq_data_dir(creq) == READ) ? XFER_READ : XFER_WRITE;
b028461d 3329 c->Request.Timeout = 0; /* Don't time out */
7c832835 3330 c->Request.CDB[0] =
00988a35 3331 (rq_data_dir(creq) == READ) ? h->cciss_read : h->cciss_write;
83096ebf 3332 start_blk = blk_rq_pos(creq);
b2a4a43d 3333 dev_dbg(&h->pdev->dev, "sector =%d nr_sectors=%d\n",
83096ebf 3334 (int)blk_rq_pos(creq), (int)blk_rq_sectors(creq));
5c07a311 3335 sg_init_table(tmp_sg, h->maxsgentries);
1da177e4
LT		 3336 seg = blk_rq_map_sg(q, creq, tmp_sg);
3337
7c832835 3338 /* get the DMA records for the setup */
1da177e4
LT		 3339 if (c->Request.Type.Direction == XFER_READ)
3340 dir = PCI_DMA_FROMDEVICE;
3341 else
3342 dir = PCI_DMA_TODEVICE;
3343
5c07a311
DB		 3344 curr_sg = c->SG;
3345 sg_index = 0;
3346 chained = 0;
3347
7c832835 3348 for (i = 0; i < seg; i++) {
5c07a311
DB		 3349 if (((sg_index+1) == (h->max_cmd_sgentries)) &&
3350 !chained && ((seg - i) > 1)) {
5c07a311 3351 /* Point to next chain block. */
dccc9b56 3352 curr_sg = h->cmd_sg_list[c->cmdindex];
5c07a311
DB		 3353 sg_index = 0;
3354 chained = 1;
3355 }
3356 curr_sg[sg_index].Len = tmp_sg[i].length;
45711f1a 3357 temp64.val = (__u64) pci_map_page(h->pdev, sg_page(&tmp_sg[i]),
5c07a311
DB		 3358 tmp_sg[i].offset,
3359 tmp_sg[i].length, dir);
3360 curr_sg[sg_index].Addr.lower = temp64.val32.lower;
3361 curr_sg[sg_index].Addr.upper = temp64.val32.upper;
3362 curr_sg[sg_index].Ext = 0; /* we are not chaining */
5c07a311 3363 ++sg_index;
1da177e4 3364 }
d45033ef
SC		 3365 if (chained)
3366 cciss_map_sg_chain_block(h, c, h->cmd_sg_list[c->cmdindex],
3367 (seg - (h->max_cmd_sgentries - 1)) *
3368 sizeof(SGDescriptor_struct));
5c07a311 3369
7c832835
BH		 3370 /* track how many SG entries we are using */
3371 if (seg > h->maxSG)
3372 h->maxSG = seg;
1da177e4 3373
b2a4a43d 3374 dev_dbg(&h->pdev->dev, "Submitting %u sectors in %d segments "
5c07a311
DB		 3375 "chained[%d]\n",
3376 blk_rq_sectors(creq), seg, chained);
1da177e4 3377
5e216153
MM		 3378 c->Header.SGTotal = seg + chained;
3379 if (seg <= h->max_cmd_sgentries)
3380 c->Header.SGList = c->Header.SGTotal;
3381 else
5c07a311 3382 c->Header.SGList = h->max_cmd_sgentries;
5e216153 3383 set_performant_mode(h, c);
5c07a311 3384
33659ebb 3385 if (likely(creq->cmd_type == REQ_TYPE_FS)) {
03bbfee5
MMOD		 3386 if(h->cciss_read == CCISS_READ_10) {
3387 c->Request.CDB[1] = 0;
b028461d 3388 c->Request.CDB[2] = (start_blk >> 24) & 0xff; /* MSB */
03bbfee5
MMOD		 3389 c->Request.CDB[3] = (start_blk >> 16) & 0xff;
3390 c->Request.CDB[4] = (start_blk >> 8) & 0xff;
3391 c->Request.CDB[5] = start_blk & 0xff;
b028461d 3392 c->Request.CDB[6] = 0; /* (sect >> 24) & 0xff; MSB */
83096ebf
TH		 3393 c->Request.CDB[7] = (blk_rq_sectors(creq) >> 8) & 0xff;
3394 c->Request.CDB[8] = blk_rq_sectors(creq) & 0xff;
03bbfee5
MMOD		 3395 c->Request.CDB[9] = c->Request.CDB[11] = c->Request.CDB[12] = 0;
3396 } else {
582539e5
RD		 3397 u32 upper32 = upper_32_bits(start_blk);
3398
03bbfee5
MMOD		 3399 c->Request.CDBLen = 16;
3400 c->Request.CDB[1]= 0;
b028461d 3401 c->Request.CDB[2]= (upper32 >> 24) & 0xff; /* MSB */
582539e5
RD		 3402 c->Request.CDB[3]= (upper32 >> 16) & 0xff;
3403 c->Request.CDB[4]= (upper32 >> 8) & 0xff;
3404 c->Request.CDB[5]= upper32 & 0xff;
03bbfee5
MMOD		 3405 c->Request.CDB[6]= (start_blk >> 24) & 0xff;
3406 c->Request.CDB[7]= (start_blk >> 16) & 0xff;
3407 c->Request.CDB[8]= (start_blk >> 8) & 0xff;
3408 c->Request.CDB[9]= start_blk & 0xff;
83096ebf
TH		 3409 c->Request.CDB[10]= (blk_rq_sectors(creq) >> 24) & 0xff;
3410 c->Request.CDB[11]= (blk_rq_sectors(creq) >> 16) & 0xff;
3411 c->Request.CDB[12]= (blk_rq_sectors(creq) >> 8) & 0xff;
3412 c->Request.CDB[13]= blk_rq_sectors(creq) & 0xff;
03bbfee5
MMOD		 3413 c->Request.CDB[14] = c->Request.CDB[15] = 0;
3414 }
33659ebb 3415 } else if (creq->cmd_type == REQ_TYPE_BLOCK_PC) {
03bbfee5
MMOD		 3416 c->Request.CDBLen = creq->cmd_len;
3417 memcpy(c->Request.CDB, creq->cmd, BLK_MAX_CDB);
00988a35 3418 } else {
b2a4a43d
SC		 3419 dev_warn(&h->pdev->dev, "bad request type %d\n",
3420 creq->cmd_type);
03bbfee5 3421 BUG();
00988a35 3422 }
1da177e4
LT		 3423
3424 spin_lock_irq(q->queue_lock);
3425
8a3173de 3426 addQ(&h->reqQ, c);
1da177e4 3427 h->Qdepth++;
7c832835
BH		 3428 if (h->Qdepth > h->maxQsinceinit)
3429 h->maxQsinceinit = h->Qdepth;
1da177e4
LT		 3430
3431 goto queue;
00988a35 3432full:
1da177e4 3433 blk_stop_queue(q);
00988a35 3434startio:
1da177e4
LT		 3435 /* We will already have the driver lock here so not need
3436 * to lock it.
7c832835 3437 */
1da177e4
LT		 3438 start_io(h);
3439}
3440
3da8b713 3441static inline unsigned long get_next_completion(ctlr_info_t *h)
3442{
3da8b713 3443 return h->access.command_completed(h);
3da8b713 3444}
3445
3446static inline int interrupt_pending(ctlr_info_t *h)
3447{
3da8b713 3448 return h->access.intr_pending(h);
3da8b713 3449}
3450
3451static inline long interrupt_not_for_us(ctlr_info_t *h)
3452{
81125860 3453 return ((h->access.intr_pending(h) == 0) ||
2cf3af1c 3454 (h->interrupts_enabled == 0));
3da8b713 3455}
3456
0c2b3908
MM		 3457static inline int bad_tag(ctlr_info_t *h, u32 tag_index,
3458 u32 raw_tag)
1da177e4 3459{
0c2b3908
MM		 3460 if (unlikely(tag_index >= h->nr_cmds)) {
3461 dev_warn(&h->pdev->dev, "bad tag 0x%08x ignored.\n", raw_tag);
3462 return 1;
3463 }
3464 return 0;
3465}
3466
3467static inline void finish_cmd(ctlr_info_t *h, CommandList_struct *c,
3468 u32 raw_tag)
3469{
3470 removeQ(c);
3471 if (likely(c->cmd_type == CMD_RWREQ))
3472 complete_command(h, c, 0);
3473 else if (c->cmd_type == CMD_IOCTL_PEND)
3474 complete(c->waiting);
3475#ifdef CONFIG_CISS_SCSI_TAPE
3476 else if (c->cmd_type == CMD_SCSI)
3477 complete_scsi_command(c, 0, raw_tag);
3478#endif
3479}
3480
29979a71
MM		 3481static inline u32 next_command(ctlr_info_t *h)
3482{
3483 u32 a;
3484
0498cc2a 3485 if (unlikely(!(h->transMethod & CFGTBL_Trans_Performant)))
29979a71
MM		 3486 return h->access.command_completed(h);
3487
3488 if ((*(h->reply_pool_head) & 1) == (h->reply_pool_wraparound)) {
3489 a = *(h->reply_pool_head); /* Next cmd in ring buffer */
3490 (h->reply_pool_head)++;
3491 h->commands_outstanding--;
3492 } else {
3493 a = FIFO_EMPTY;
3494 }
3495 /* Check for wraparound */
3496 if (h->reply_pool_head == (h->reply_pool + h->max_commands)) {
3497 h->reply_pool_head = h->reply_pool;
3498 h->reply_pool_wraparound ^= 1;
3499 }
3500 return a;
3501}
3502
0c2b3908
MM		 3503/* process completion of an indexed ("direct lookup") command */
3504static inline u32 process_indexed_cmd(ctlr_info_t *h, u32 raw_tag)
3505{
3506 u32 tag_index;
1da177e4 3507 CommandList_struct *c;
0c2b3908
MM		 3508
3509 tag_index = cciss_tag_to_index(raw_tag);
3510 if (bad_tag(h, tag_index, raw_tag))
5e216153 3511 return next_command(h);
0c2b3908
MM		 3512 c = h->cmd_pool + tag_index;
3513 finish_cmd(h, c, raw_tag);
5e216153 3514 return next_command(h);
0c2b3908
MM		 3515}
3516
3517/* process completion of a non-indexed command */
3518static inline u32 process_nonindexed_cmd(ctlr_info_t *h, u32 raw_tag)
3519{
0c2b3908 3520 CommandList_struct *c = NULL;
0c2b3908
MM		 3521 __u32 busaddr_masked, tag_masked;
3522
0498cc2a 3523 tag_masked = cciss_tag_discard_error_bits(h, raw_tag);
e6e1ee93 3524 list_for_each_entry(c, &h->cmpQ, list) {
0498cc2a 3525 busaddr_masked = cciss_tag_discard_error_bits(h, c->busaddr);
0c2b3908
MM		 3526 if (busaddr_masked == tag_masked) {
3527 finish_cmd(h, c, raw_tag);
5e216153 3528 return next_command(h);
0c2b3908
MM		 3529 }
3530 }
3531 bad_tag(h, h->nr_cmds + 1, raw_tag);
5e216153 3532 return next_command(h);
0c2b3908
MM		 3533}
3534
5afe2781
SC		 3535/* Some controllers, like p400, will give us one interrupt
3536 * after a soft reset, even if we turned interrupts off.
3537 * Only need to check for this in the cciss_xxx_discard_completions
3538 * functions.
3539 */
3540static int ignore_bogus_interrupt(ctlr_info_t *h)
3541{
3542 if (likely(!reset_devices))
3543 return 0;
3544
3545 if (likely(h->interrupts_enabled))
3546 return 0;
3547
3548 dev_info(&h->pdev->dev, "Received interrupt while interrupts disabled "
3549 "(known firmware bug.) Ignoring.\n");
3550
3551 return 1;
3552}
3553
3554static irqreturn_t cciss_intx_discard_completions(int irq, void *dev_id)
3555{
3556 ctlr_info_t *h = dev_id;
3557 unsigned long flags;
3558 u32 raw_tag;
3559
3560 if (ignore_bogus_interrupt(h))
3561 return IRQ_NONE;
3562
3563 if (interrupt_not_for_us(h))
3564 return IRQ_NONE;
3565 spin_lock_irqsave(&h->lock, flags);
3566 while (interrupt_pending(h)) {
3567 raw_tag = get_next_completion(h);
3568 while (raw_tag != FIFO_EMPTY)
3569 raw_tag = next_command(h);
3570 }
3571 spin_unlock_irqrestore(&h->lock, flags);
3572 return IRQ_HANDLED;
3573}
3574
3575static irqreturn_t cciss_msix_discard_completions(int irq, void *dev_id)
3576{
3577 ctlr_info_t *h = dev_id;
3578 unsigned long flags;
3579 u32 raw_tag;
3580
3581 if (ignore_bogus_interrupt(h))
3582 return IRQ_NONE;
3583
3584 spin_lock_irqsave(&h->lock, flags);
3585 raw_tag = get_next_completion(h);
3586 while (raw_tag != FIFO_EMPTY)
3587 raw_tag = next_command(h);
3588 spin_unlock_irqrestore(&h->lock, flags);
3589 return IRQ_HANDLED;
3590}
3591
0c2b3908
MM		 3592static irqreturn_t do_cciss_intx(int irq, void *dev_id)
3593{
3594 ctlr_info_t *h = dev_id;
1da177e4 3595 unsigned long flags;
0c2b3908 3596 u32 raw_tag;
1da177e4 3597
3da8b713 3598 if (interrupt_not_for_us(h))
1da177e4 3599 return IRQ_NONE;
f70dba83 3600 spin_lock_irqsave(&h->lock, flags);
3da8b713 3601 while (interrupt_pending(h)) {
0c2b3908
MM		 3602 raw_tag = get_next_completion(h);
3603 while (raw_tag != FIFO_EMPTY) {
3604 if (cciss_tag_contains_index(raw_tag))
3605 raw_tag = process_indexed_cmd(h, raw_tag);
3606 else
3607 raw_tag = process_nonindexed_cmd(h, raw_tag);
1da177e4
LT		 3608 }
3609 }
f70dba83 3610 spin_unlock_irqrestore(&h->lock, flags);
0c2b3908
MM		 3611 return IRQ_HANDLED;
3612}
1da177e4 3613
0c2b3908
MM		 3614/* Add a second interrupt handler for MSI/MSI-X mode. In this mode we never
3615 * check the interrupt pending register because it is not set.
3616 */
3617static irqreturn_t do_cciss_msix_intr(int irq, void *dev_id)
3618{
3619 ctlr_info_t *h = dev_id;
3620 unsigned long flags;
3621 u32 raw_tag;
8a3173de 3622
f70dba83 3623 spin_lock_irqsave(&h->lock, flags);
0c2b3908
MM		 3624 raw_tag = get_next_completion(h);
3625 while (raw_tag != FIFO_EMPTY) {
3626 if (cciss_tag_contains_index(raw_tag))
3627 raw_tag = process_indexed_cmd(h, raw_tag);
3628 else
3629 raw_tag = process_nonindexed_cmd(h, raw_tag);
1da177e4 3630 }
f70dba83 3631 spin_unlock_irqrestore(&h->lock, flags);
1da177e4
LT		 3632 return IRQ_HANDLED;
3633}
7c832835 3634
b368c9dd
AP		 3635/**
3636 * add_to_scan_list() - add controller to rescan queue
3637 * @h: Pointer to the controller.
3638 *
3639 * Adds the controller to the rescan queue if not already on the queue.
3640 *
3641 * returns 1 if added to the queue, 0 if skipped (could be on the
3642 * queue already, or the controller could be initializing or shutting
3643 * down).
3644 **/
3645static int add_to_scan_list(struct ctlr_info *h)
3646{
3647 struct ctlr_info *test_h;
3648 int found = 0;
3649 int ret = 0;
3650
3651 if (h->busy_initializing)
3652 return 0;
3653
3654 if (!mutex_trylock(&h->busy_shutting_down))
3655 return 0;
3656
3657 mutex_lock(&scan_mutex);
3658 list_for_each_entry(test_h, &scan_q, scan_list) {
3659 if (test_h == h) {
3660 found = 1;
3661 break;
3662 }
3663 }
3664 if (!found && !h->busy_scanning) {
3665 INIT_COMPLETION(h->scan_wait);
3666 list_add_tail(&h->scan_list, &scan_q);
3667 ret = 1;
3668 }
3669 mutex_unlock(&scan_mutex);
3670 mutex_unlock(&h->busy_shutting_down);
3671
3672 return ret;
3673}
3674
3675/**
3676 * remove_from_scan_list() - remove controller from rescan queue
3677 * @h: Pointer to the controller.
3678 *
3679 * Removes the controller from the rescan queue if present. Blocks if
fd8489cf
SC		 3680 * the controller is currently conducting a rescan. The controller
3681 * can be in one of three states:
3682 * 1. Doesn't need a scan
3683 * 2. On the scan list, but not scanning yet (we remove it)
3684 * 3. Busy scanning (and not on the list). In this case we want to wait for
3685 * the scan to complete to make sure the scanning thread for this
3686 * controller is completely idle.
b368c9dd
AP		 3687 **/
3688static void remove_from_scan_list(struct ctlr_info *h)
3689{
3690 struct ctlr_info *test_h, *tmp_h;
b368c9dd
AP		 3691
3692 mutex_lock(&scan_mutex);
3693 list_for_each_entry_safe(test_h, tmp_h, &scan_q, scan_list) {
fd8489cf 3694 if (test_h == h) { /* state 2. */
b368c9dd
AP		 3695 list_del(&h->scan_list);
3696 complete_all(&h->scan_wait);
3697 mutex_unlock(&scan_mutex);
3698 return;
3699 }
3700 }
fd8489cf
SC		 3701 if (h->busy_scanning) { /* state 3. */
3702 mutex_unlock(&scan_mutex);
b368c9dd 3703 wait_for_completion(&h->scan_wait);
fd8489cf
SC		 3704 } else { /* state 1, nothing to do. */
3705 mutex_unlock(&scan_mutex);
3706 }
b368c9dd
AP		 3707}
3708
3709/**
3710 * scan_thread() - kernel thread used to rescan controllers
3711 * @data: Ignored.
3712 *
3713 * A kernel thread used scan for drive topology changes on
3714 * controllers. The thread processes only one controller at a time
3715 * using a queue. Controllers are added to the queue using
3716 * add_to_scan_list() and removed from the queue either after done
3717 * processing or using remove_from_scan_list().
3718 *
3719 * returns 0.
3720 **/
0a9279cc
MM		 3721static int scan_thread(void *data)
3722{
b368c9dd 3723 struct ctlr_info *h;
0a9279cc 3724
b368c9dd
AP		 3725 while (1) {
3726 set_current_state(TASK_INTERRUPTIBLE);
3727 schedule();
0a9279cc
MM		 3728 if (kthread_should_stop())
3729 break;
b368c9dd
AP		 3730
3731 while (1) {
3732 mutex_lock(&scan_mutex);
3733 if (list_empty(&scan_q)) {
3734 mutex_unlock(&scan_mutex);
3735 break;
3736 }
3737
3738 h = list_entry(scan_q.next,
3739 struct ctlr_info,
3740 scan_list);
3741 list_del(&h->scan_list);
3742 h->busy_scanning = 1;
3743 mutex_unlock(&scan_mutex);
3744
d06dfbd2
SC		 3745 rebuild_lun_table(h, 0, 0);
3746 complete_all(&h->scan_wait);
3747 mutex_lock(&scan_mutex);
3748 h->busy_scanning = 0;
3749 mutex_unlock(&scan_mutex);
b368c9dd 3750 }
0a9279cc 3751 }
b368c9dd 3752
0a9279cc
MM		 3753 return 0;
3754}
3755
3756static int check_for_unit_attention(ctlr_info_t *h, CommandList_struct *c)
3757{
3758 if (c->err_info->SenseInfo[2] != UNIT_ATTENTION)
3759 return 0;
3760
3761 switch (c->err_info->SenseInfo[12]) {
3762 case STATE_CHANGED:
b2a4a43d
SC		 3763 dev_warn(&h->pdev->dev, "a state change "
3764 "detected, command retried\n");
0a9279cc
MM		 3765 return 1;
3766 break;
3767 case LUN_FAILED:
b2a4a43d
SC		 3768 dev_warn(&h->pdev->dev, "LUN failure "
3769 "detected, action required\n");
0a9279cc
MM		 3770 return 1;
3771 break;
3772 case REPORT_LUNS_CHANGED:
b2a4a43d 3773 dev_warn(&h->pdev->dev, "report LUN data changed\n");
da002184
SC		 3774 /*
3775 * Here, we could call add_to_scan_list and wake up the scan thread,
3776 * except that it's quite likely that we will get more than one
3777 * REPORT_LUNS_CHANGED condition in quick succession, which means
3778 * that those which occur after the first one will likely happen
3779 * *during* the scan_thread's rescan. And the rescan code is not
3780 * robust enough to restart in the middle, undoing what it has already
3781 * done, and it's not clear that it's even possible to do this, since
3782 * part of what it does is notify the block layer, which starts
3783 * doing it's own i/o to read partition tables and so on, and the
3784 * driver doesn't have visibility to know what might need undoing.
3785 * In any event, if possible, it is horribly complicated to get right
3786 * so we just don't do it for now.
3787 *
3788 * Note: this REPORT_LUNS_CHANGED condition only occurs on the MSA2012.
3789 */
0a9279cc
MM		 3790 return 1;
3791 break;
3792 case POWER_OR_RESET:
b2a4a43d
SC		 3793 dev_warn(&h->pdev->dev,
3794 "a power on or device reset detected\n");
0a9279cc
MM		 3795 return 1;
3796 break;
3797 case UNIT_ATTENTION_CLEARED:
b2a4a43d
SC		 3798 dev_warn(&h->pdev->dev,
3799 "unit attention cleared by another initiator\n");
0a9279cc
MM		 3800 return 1;
3801 break;
3802 default:
b2a4a43d
SC		 3803 dev_warn(&h->pdev->dev, "unknown unit attention detected\n");
3804 return 1;
0a9279cc
MM		 3805 }
3806}
3807
7c832835 3808/*
d14c4ab5 3809 * We cannot read the structure directly, for portability we must use
1da177e4 3810 * the io functions.
7c832835 3811 * This is for debug only.
1da177e4 3812 */
b2a4a43d 3813static void print_cfg_table(ctlr_info_t *h)
1da177e4
LT		 3814{
3815 int i;
3816 char temp_name[17];
b2a4a43d 3817 CfgTable_struct *tb = h->cfgtable;
1da177e4 3818
b2a4a43d
SC		 3819 dev_dbg(&h->pdev->dev, "Controller Configuration information\n");
3820 dev_dbg(&h->pdev->dev, "------------------------------------\n");
7c832835 3821 for (i = 0; i < 4; i++)
1da177e4 3822 temp_name[i] = readb(&(tb->Signature[i]));
7c832835 3823 temp_name[4] = '\0';
b2a4a43d
SC		 3824 dev_dbg(&h->pdev->dev, " Signature = %s\n", temp_name);
3825 dev_dbg(&h->pdev->dev, " Spec Number = %d\n",
3826 readl(&(tb->SpecValence)));
3827 dev_dbg(&h->pdev->dev, " Transport methods supported = 0x%x\n",
7c832835 3828 readl(&(tb->TransportSupport)));
b2a4a43d 3829 dev_dbg(&h->pdev->dev, " Transport methods active = 0x%x\n",
7c832835 3830 readl(&(tb->TransportActive)));
b2a4a43d 3831 dev_dbg(&h->pdev->dev, " Requested transport Method = 0x%x\n",
7c832835 3832 readl(&(tb->HostWrite.TransportRequest)));
b2a4a43d 3833 dev_dbg(&h->pdev->dev, " Coalesce Interrupt Delay = 0x%x\n",
7c832835 3834 readl(&(tb->HostWrite.CoalIntDelay)));
b2a4a43d 3835 dev_dbg(&h->pdev->dev, " Coalesce Interrupt Count = 0x%x\n",
7c832835 3836 readl(&(tb->HostWrite.CoalIntCount)));
b2a4a43d 3837 dev_dbg(&h->pdev->dev, " Max outstanding commands = 0x%d\n",
7c832835 3838 readl(&(tb->CmdsOutMax)));
b2a4a43d
SC		 3839 dev_dbg(&h->pdev->dev, " Bus Types = 0x%x\n",
3840 readl(&(tb->BusTypes)));
7c832835 3841 for (i = 0; i < 16; i++)
1da177e4
LT		 3842 temp_name[i] = readb(&(tb->ServerName[i]));
3843 temp_name[16] = '\0';
b2a4a43d
SC		 3844 dev_dbg(&h->pdev->dev, " Server Name = %s\n", temp_name);
3845 dev_dbg(&h->pdev->dev, " Heartbeat Counter = 0x%x\n\n\n",
3846 readl(&(tb->HeartBeat)));
1da177e4 3847}
1da177e4 3848
7c832835 3849static int find_PCI_BAR_index(struct pci_dev *pdev, unsigned long pci_bar_addr)
1da177e4
LT		 3850{
3851 int i, offset, mem_type, bar_type;
7c832835 3852 if (pci_bar_addr == PCI_BASE_ADDRESS_0) /* looking for BAR zero? */
1da177e4
LT		 3853 return 0;
3854 offset = 0;
7c832835
BH		 3855 for (i = 0; i < DEVICE_COUNT_RESOURCE; i++) {
3856 bar_type = pci_resource_flags(pdev, i) & PCI_BASE_ADDRESS_SPACE;
1da177e4
LT		 3857 if (bar_type == PCI_BASE_ADDRESS_SPACE_IO)
3858 offset += 4;
3859 else {
3860 mem_type = pci_resource_flags(pdev, i) &
7c832835 3861 PCI_BASE_ADDRESS_MEM_TYPE_MASK;
1da177e4 3862 switch (mem_type) {
7c832835
BH		 3863 case PCI_BASE_ADDRESS_MEM_TYPE_32:
3864 case PCI_BASE_ADDRESS_MEM_TYPE_1M:
3865 offset += 4; /* 32 bit */
3866 break;
3867 case PCI_BASE_ADDRESS_MEM_TYPE_64:
3868 offset += 8;
3869 break;
3870 default: /* reserved in PCI 2.2 */
b2a4a43d 3871 dev_warn(&pdev->dev,
7c832835
BH		 3872 "Base address is invalid\n");
3873 return -1;
1da177e4
LT		 3874 break;
3875 }
3876 }
7c832835
BH		 3877 if (offset == pci_bar_addr - PCI_BASE_ADDRESS_0)
3878 return i + 1;
1da177e4
LT		 3879 }
3880 return -1;
3881}
3882
5e216153
MM		 3883/* Fill in bucket_map[], given nsgs (the max number of
3884 * scatter gather elements supported) and bucket[],
3885 * which is an array of 8 integers. The bucket[] array
3886 * contains 8 different DMA transfer sizes (in 16
3887 * byte increments) which the controller uses to fetch
3888 * commands. This function fills in bucket_map[], which
3889 * maps a given number of scatter gather elements to one of
3890 * the 8 DMA transfer sizes. The point of it is to allow the
3891 * controller to only do as much DMA as needed to fetch the
3892 * command, with the DMA transfer size encoded in the lower
3893 * bits of the command address.
3894 */
3895static void calc_bucket_map(int bucket[], int num_buckets,
3896 int nsgs, int *bucket_map)
3897{
3898 int i, j, b, size;
3899
3900 /* even a command with 0 SGs requires 4 blocks */
3901#define MINIMUM_TRANSFER_BLOCKS 4
3902#define NUM_BUCKETS 8
3903 /* Note, bucket_map must have nsgs+1 entries. */
3904 for (i = 0; i <= nsgs; i++) {
3905 /* Compute size of a command with i SG entries */
3906 size = i + MINIMUM_TRANSFER_BLOCKS;
3907 b = num_buckets; /* Assume the biggest bucket */
3908 /* Find the bucket that is just big enough */
3909 for (j = 0; j < 8; j++) {
3910 if (bucket[j] >= size) {
3911 b = j;
3912 break;
3913 }
3914 }
3915 /* for a command with i SG entries, use bucket b. */
3916 bucket_map[i] = b;
3917 }
3918}
3919
0f8a6a1e
SC		 3920static void __devinit cciss_wait_for_mode_change_ack(ctlr_info_t *h)
3921{
3922 int i;
3923
3924 /* under certain very rare conditions, this can take awhile.
3925 * (e.g.: hot replace a failed 144GB drive in a RAID 5 set right
3926 * as we enter this code.) */
3927 for (i = 0; i < MAX_CONFIG_WAIT; i++) {
3928 if (!(readl(h->vaddr + SA5_DOORBELL) & CFGTBL_ChangeReq))
3929 break;
332c2f80 3930 usleep_range(10000, 20000);
0f8a6a1e
SC		 3931 }
3932}
3933
0498cc2a
SC		 3934static __devinit void cciss_enter_performant_mode(ctlr_info_t *h,
3935 u32 use_short_tags)
b9933135
SC		 3936{
3937 /* This is a bit complicated. There are 8 registers on
3938 * the controller which we write to to tell it 8 different
3939 * sizes of commands which there may be. It's a way of
3940 * reducing the DMA done to fetch each command. Encoded into
3941 * each command's tag are 3 bits which communicate to the controller
3942 * which of the eight sizes that command fits within. The size of
3943 * each command depends on how many scatter gather entries there are.
3944 * Each SG entry requires 16 bytes. The eight registers are programmed
3945 * with the number of 16-byte blocks a command of that size requires.
3946 * The smallest command possible requires 5 such 16 byte blocks.
3947 * the largest command possible requires MAXSGENTRIES + 4 16-byte
3948 * blocks. Note, this only extends to the SG entries contained
3949 * within the command block, and does not extend to chained blocks
3950 * of SG elements. bft[] contains the eight values we write to
3951 * the registers. They are not evenly distributed, but have more
3952 * sizes for small commands, and fewer sizes for larger commands.
3953 */
5e216153 3954 __u32 trans_offset;
b9933135 3955 int bft[8] = { 5, 6, 8, 10, 12, 20, 28, MAXSGENTRIES + 4};
5e216153
MM		 3956 /*
3957 * 5 = 1 s/g entry or 4k
3958 * 6 = 2 s/g entry or 8k
3959 * 8 = 4 s/g entry or 16k
3960 * 10 = 6 s/g entry or 24k
3961 */
5e216153 3962 unsigned long register_value;
5e216153
MM		 3963 BUILD_BUG_ON(28 > MAXSGENTRIES + 4);
3964
5e216153
MM		 3965 h->reply_pool_wraparound = 1; /* spec: init to 1 */
3966
3967 /* Controller spec: zero out this buffer. */
3968 memset(h->reply_pool, 0, h->max_commands * sizeof(__u64));
3969 h->reply_pool_head = h->reply_pool;
3970
3971 trans_offset = readl(&(h->cfgtable->TransMethodOffset));
3972 calc_bucket_map(bft, ARRAY_SIZE(bft), h->maxsgentries,
3973 h->blockFetchTable);
3974 writel(bft[0], &h->transtable->BlockFetch0);
3975 writel(bft[1], &h->transtable->BlockFetch1);
3976 writel(bft[2], &h->transtable->BlockFetch2);
3977 writel(bft[3], &h->transtable->BlockFetch3);
3978 writel(bft[4], &h->transtable->BlockFetch4);
3979 writel(bft[5], &h->transtable->BlockFetch5);
3980 writel(bft[6], &h->transtable->BlockFetch6);
3981 writel(bft[7], &h->transtable->BlockFetch7);
3982
3983 /* size of controller ring buffer */
3984 writel(h->max_commands, &h->transtable->RepQSize);
3985 writel(1, &h->transtable->RepQCount);
3986 writel(0, &h->transtable->RepQCtrAddrLow32);
3987 writel(0, &h->transtable->RepQCtrAddrHigh32);
3988 writel(h->reply_pool_dhandle, &h->transtable->RepQAddr0Low32);
3989 writel(0, &h->transtable->RepQAddr0High32);
0498cc2a 3990 writel(CFGTBL_Trans_Performant | use_short_tags,
5e216153
MM		 3991 &(h->cfgtable->HostWrite.TransportRequest));
3992
5e216153 3993 writel(CFGTBL_ChangeReq, h->vaddr + SA5_DOORBELL);
0f8a6a1e 3994 cciss_wait_for_mode_change_ack(h);
5e216153 3995 register_value = readl(&(h->cfgtable->TransportActive));
b9933135 3996 if (!(register_value & CFGTBL_Trans_Performant))
b2a4a43d 3997 dev_warn(&h->pdev->dev, "cciss: unable to get board into"
5e216153 3998 " performant mode\n");
b9933135
SC		 3999}
4000
4001static void __devinit cciss_put_controller_into_performant_mode(ctlr_info_t *h)
4002{
4003 __u32 trans_support;
4004
13049537
JH		 4005 if (cciss_simple_mode)
4006 return;
4007
b9933135
SC		 4008 dev_dbg(&h->pdev->dev, "Trying to put board into Performant mode\n");
4009 /* Attempt to put controller into performant mode if supported */
4010 /* Does board support performant mode? */
4011 trans_support = readl(&(h->cfgtable->TransportSupport));
4012 if (!(trans_support & PERFORMANT_MODE))
4013 return;
4014
b2a4a43d 4015 dev_dbg(&h->pdev->dev, "Placing controller into performant mode\n");
b9933135
SC		 4016 /* Performant mode demands commands on a 32 byte boundary
4017 * pci_alloc_consistent aligns on page boundarys already.
4018 * Just need to check if divisible by 32
4019 */
4020 if ((sizeof(CommandList_struct) % 32) != 0) {
b2a4a43d 4021 dev_warn(&h->pdev->dev, "%s %d %s\n",
b9933135
SC		 4022 "cciss info: command size[",
4023 (int)sizeof(CommandList_struct),
4024 "] not divisible by 32, no performant mode..\n");
5e216153
MM		 4025 return;
4026 }
4027
b9933135
SC		 4028 /* Performant mode ring buffer and supporting data structures */
4029 h->reply_pool = (__u64 *)pci_alloc_consistent(
4030 h->pdev, h->max_commands * sizeof(__u64),
4031 &(h->reply_pool_dhandle));
4032
4033 /* Need a block fetch table for performant mode */
4034 h->blockFetchTable = kmalloc(((h->maxsgentries+1) *
4035 sizeof(__u32)), GFP_KERNEL);
4036
4037 if ((h->reply_pool == NULL) || (h->blockFetchTable == NULL))
4038 goto clean_up;
4039
0498cc2a
SC		 4040 cciss_enter_performant_mode(h,
4041 trans_support & CFGTBL_Trans_use_short_tags);
b9933135 4042
5e216153
MM		 4043 /* Change the access methods to the performant access methods */
4044 h->access = SA5_performant_access;
b9933135 4045 h->transMethod = CFGTBL_Trans_Performant;
5e216153
MM		 4046
4047 return;
4048clean_up:
4049 kfree(h->blockFetchTable);
4050 if (h->reply_pool)
4051 pci_free_consistent(h->pdev,
4052 h->max_commands * sizeof(__u64),
4053 h->reply_pool,
4054 h->reply_pool_dhandle);
4055 return;
4056
4057} /* cciss_put_controller_into_performant_mode */
4058
fb86a35b
MM		 4059/* If MSI/MSI-X is supported by the kernel we will try to enable it on
4060 * controllers that are capable. If not, we use IO-APIC mode.
4061 */
4062
f70dba83 4063static void __devinit cciss_interrupt_mode(ctlr_info_t *h)
fb86a35b
MM		 4064{
4065#ifdef CONFIG_PCI_MSI
7c832835
BH		 4066 int err;
4067 struct msix_entry cciss_msix_entries[4] = { {0, 0}, {0, 1},
4068 {0, 2}, {0, 3}
4069 };
fb86a35b
MM		 4070
4071 /* Some boards advertise MSI but don't really support it */
f70dba83
SC		 4072 if ((h->board_id == 0x40700E11) || (h->board_id == 0x40800E11) ||
4073 (h->board_id == 0x40820E11) || (h->board_id == 0x40830E11))
fb86a35b
MM		 4074 goto default_int_mode;
4075
f70dba83
SC		 4076 if (pci_find_capability(h->pdev, PCI_CAP_ID_MSIX)) {
4077 err = pci_enable_msix(h->pdev, cciss_msix_entries, 4);
7c832835 4078 if (!err) {
f70dba83
SC		 4079 h->intr[0] = cciss_msix_entries[0].vector;
4080 h->intr[1] = cciss_msix_entries[1].vector;
4081 h->intr[2] = cciss_msix_entries[2].vector;
4082 h->intr[3] = cciss_msix_entries[3].vector;
4083 h->msix_vector = 1;
7c832835
BH		 4084 return;
4085 }
4086 if (err > 0) {
b2a4a43d
SC		 4087 dev_warn(&h->pdev->dev,
4088 "only %d MSI-X vectors available\n", err);
1ecb9c0f 4089 goto default_int_mode;
7c832835 4090 } else {
b2a4a43d
SC		 4091 dev_warn(&h->pdev->dev,
4092 "MSI-X init failed %d\n", err);
1ecb9c0f 4093 goto default_int_mode;
7c832835
BH		 4094 }
4095 }
f70dba83
SC		 4096 if (pci_find_capability(h->pdev, PCI_CAP_ID_MSI)) {
4097 if (!pci_enable_msi(h->pdev))
4098 h->msi_vector = 1;
4099 else
b2a4a43d 4100 dev_warn(&h->pdev->dev, "MSI init failed\n");
7c832835 4101 }
1ecb9c0f 4102default_int_mode:
7c832835 4103#endif /* CONFIG_PCI_MSI */
fb86a35b 4104 /* if we get here we're going to use the default interrupt mode */
13049537 4105 h->intr[h->intr_mode] = h->pdev->irq;
fb86a35b
MM		 4106 return;
4107}
4108
6539fa9b 4109static int __devinit cciss_lookup_board_id(struct pci_dev *pdev, u32 *board_id)
1da177e4 4110{
6539fa9b
SC		 4111 int i;
4112 u32 subsystem_vendor_id, subsystem_device_id;
2ec24ff1
SC		 4113
4114 subsystem_vendor_id = pdev->subsystem_vendor;
4115 subsystem_device_id = pdev->subsystem_device;
6539fa9b
SC		 4116 *board_id = ((subsystem_device_id << 16) & 0xffff0000) |
4117 subsystem_vendor_id;
2ec24ff1 4118
4205df34 4119 for (i = 0; i < ARRAY_SIZE(products); i++)
6539fa9b
SC		 4120 if (*board_id == products[i].board_id)
4121 return i;
6539fa9b
SC		 4122 dev_warn(&pdev->dev, "unrecognized board ID: 0x%08x, ignoring.\n",
4123 *board_id);
4124 return -ENODEV;
4125}
1da177e4 4126
dd9c426e
SC		 4127static inline bool cciss_board_disabled(ctlr_info_t *h)
4128{
4129 u16 command;
1da177e4 4130
dd9c426e
SC		 4131 (void) pci_read_config_word(h->pdev, PCI_COMMAND, &command);
4132 return ((command & PCI_COMMAND_MEMORY) == 0);
4133}
1da177e4 4134
d474830d
SC		 4135static int __devinit cciss_pci_find_memory_BAR(struct pci_dev *pdev,
4136 unsigned long *memory_bar)
4137{
4138 int i;
4e570309 4139
d474830d
SC		 4140 for (i = 0; i < DEVICE_COUNT_RESOURCE; i++)
4141 if (pci_resource_flags(pdev, i) & IORESOURCE_MEM) {
4142 /* addressing mode bits already removed */
4143 *memory_bar = pci_resource_start(pdev, i);
4144 dev_dbg(&pdev->dev, "memory BAR = %lx\n",
4145 *memory_bar);
4146 return 0;
4147 }
4148 dev_warn(&pdev->dev, "no memory BAR found\n");
4149 return -ENODEV;
4150}
1da177e4 4151
afa842fa
SC		 4152static int __devinit cciss_wait_for_board_state(struct pci_dev *pdev,
4153 void __iomem *vaddr, int wait_for_ready)
4154#define BOARD_READY 1
4155#define BOARD_NOT_READY 0
e99ba136 4156{
afa842fa 4157 int i, iterations;
e99ba136 4158 u32 scratchpad;
1da177e4 4159
afa842fa
SC		 4160 if (wait_for_ready)
4161 iterations = CCISS_BOARD_READY_ITERATIONS;
4162 else
4163 iterations = CCISS_BOARD_NOT_READY_ITERATIONS;
4164
4165 for (i = 0; i < iterations; i++) {
4166 scratchpad = readl(vaddr + SA5_SCRATCHPAD_OFFSET);
4167 if (wait_for_ready) {
4168 if (scratchpad == CCISS_FIRMWARE_READY)
4169 return 0;
4170 } else {
4171 if (scratchpad != CCISS_FIRMWARE_READY)
4172 return 0;
4173 }
e99ba136 4174 msleep(CCISS_BOARD_READY_POLL_INTERVAL_MSECS);
e1438581 4175 }
afa842fa 4176 dev_warn(&pdev->dev, "board not ready, timed out.\n");
e99ba136
SC		 4177 return -ENODEV;
4178}
e1438581 4179
8e93bf6d
SC		 4180static int __devinit cciss_find_cfg_addrs(struct pci_dev *pdev,
4181 void __iomem *vaddr, u32 *cfg_base_addr, u64 *cfg_base_addr_index,
4182 u64 *cfg_offset)
4183{
4184 *cfg_base_addr = readl(vaddr + SA5_CTCFG_OFFSET);
4185 *cfg_offset = readl(vaddr + SA5_CTMEM_OFFSET);
4186 *cfg_base_addr &= (u32) 0x0000ffff;
4187 *cfg_base_addr_index = find_PCI_BAR_index(pdev, *cfg_base_addr);
4188 if (*cfg_base_addr_index == -1) {
4189 dev_warn(&pdev->dev, "cannot find cfg_base_addr_index, "
4190 "*cfg_base_addr = 0x%08x\n", *cfg_base_addr);
4191 return -ENODEV;
4192 }
4193 return 0;
4194}
1da177e4 4195
4809d098
SC		 4196static int __devinit cciss_find_cfgtables(ctlr_info_t *h)
4197{
4198 u64 cfg_offset;
4199 u32 cfg_base_addr;
4200 u64 cfg_base_addr_index;
4201 u32 trans_offset;
8e93bf6d 4202 int rc;
1da177e4 4203
8e93bf6d
SC		 4204 rc = cciss_find_cfg_addrs(h->pdev, h->vaddr, &cfg_base_addr,
4205 &cfg_base_addr_index, &cfg_offset);
4206 if (rc)
4207 return rc;
4809d098 4208 h->cfgtable = remap_pci_mem(pci_resource_start(h->pdev,
8e93bf6d 4209 cfg_base_addr_index) + cfg_offset, sizeof(h->cfgtable));
4809d098
SC		 4210 if (!h->cfgtable)
4211 return -ENOMEM;
62710ae1
SC		 4212 rc = write_driver_ver_to_cfgtable(h->cfgtable);
4213 if (rc)
4214 return rc;
4809d098 4215 /* Find performant mode table. */
8e93bf6d 4216 trans_offset = readl(&h->cfgtable->TransMethodOffset);
4809d098
SC		 4217 h->transtable = remap_pci_mem(pci_resource_start(h->pdev,
4218 cfg_base_addr_index)+cfg_offset+trans_offset,
4219 sizeof(*h->transtable));
4220 if (!h->transtable)
4221 return -ENOMEM;
4222 return 0;
4223}
1da177e4 4224
adfbc1ff
SC		 4225static void __devinit cciss_get_max_perf_mode_cmds(struct ctlr_info *h)
4226{
4227 h->max_commands = readl(&(h->cfgtable->MaxPerformantModeCommands));
186fb9cf
SC		 4228
4229 /* Limit commands in memory limited kdump scenario. */
4230 if (reset_devices && h->max_commands > 32)
4231 h->max_commands = 32;
4232
adfbc1ff
SC		 4233 if (h->max_commands < 16) {
4234 dev_warn(&h->pdev->dev, "Controller reports "
4235 "max supported commands of %d, an obvious lie. "
4236 "Using 16. Ensure that firmware is up to date.\n",
4237 h->max_commands);
4238 h->max_commands = 16;
1da177e4 4239 }
adfbc1ff 4240}
1da177e4 4241
afadbf4b
SC		 4242/* Interrogate the hardware for some limits:
4243 * max commands, max SG elements without chaining, and with chaining,
4244 * SG chain block size, etc.
4245 */
4246static void __devinit cciss_find_board_params(ctlr_info_t *h)
4247{
adfbc1ff 4248 cciss_get_max_perf_mode_cmds(h);
8a4ec67b 4249 h->nr_cmds = h->max_commands - 4 - cciss_tape_cmds;
afadbf4b 4250 h->maxsgentries = readl(&(h->cfgtable->MaxSGElements));
5c07a311 4251 /*
afadbf4b 4252 * Limit in-command s/g elements to 32 save dma'able memory.
5c07a311
DB		 4253 * Howvever spec says if 0, use 31
4254 */
afadbf4b
SC		 4255 h->max_cmd_sgentries = 31;
4256 if (h->maxsgentries > 512) {
4257 h->max_cmd_sgentries = 32;
4258 h->chainsize = h->maxsgentries - h->max_cmd_sgentries + 1;
4259 h->maxsgentries--; /* save one for chain pointer */
5c07a311 4260 } else {
afadbf4b
SC		 4261 h->maxsgentries = 31; /* default to traditional values */
4262 h->chainsize = 0;
5c07a311 4263 }
afadbf4b 4264}
5c07a311 4265
501b92cd
SC		 4266static inline bool CISS_signature_present(ctlr_info_t *h)
4267{
4268 if ((readb(&h->cfgtable->Signature[0]) != 'C') ||
4269 (readb(&h->cfgtable->Signature[1]) != 'I') ||
4270 (readb(&h->cfgtable->Signature[2]) != 'S') ||
4271 (readb(&h->cfgtable->Signature[3]) != 'S')) {
4272 dev_warn(&h->pdev->dev, "not a valid CISS config table\n");
4273 return false;
1da177e4 4274 }
501b92cd
SC		 4275 return true;
4276}
4277
322e304c
SC		 4278/* Need to enable prefetch in the SCSI core for 6400 in x86 */
4279static inline void cciss_enable_scsi_prefetch(ctlr_info_t *h)
4280{
1da177e4 4281#ifdef CONFIG_X86
322e304c
SC		 4282 u32 prefetch;
4283
4284 prefetch = readl(&(h->cfgtable->SCSI_Prefetch));
4285 prefetch |= 0x100;
4286 writel(prefetch, &(h->cfgtable->SCSI_Prefetch));
1da177e4 4287#endif
322e304c 4288}
1da177e4 4289
bfd63ee5
SC		 4290/* Disable DMA prefetch for the P600. Otherwise an ASIC bug may result
4291 * in a prefetch beyond physical memory.
4292 */
4293static inline void cciss_p600_dma_prefetch_quirk(ctlr_info_t *h)
4294{
4295 u32 dma_prefetch;
4296 __u32 dma_refetch;
4297
4298 if (h->board_id != 0x3225103C)
4299 return;
4300 dma_prefetch = readl(h->vaddr + I2O_DMA1_CFG);
4301 dma_prefetch |= 0x8000;
4302 writel(dma_prefetch, h->vaddr + I2O_DMA1_CFG);
4303 pci_read_config_dword(h->pdev, PCI_COMMAND_PARITY, &dma_refetch);
4304 dma_refetch |= 0x1;
4305 pci_write_config_dword(h->pdev, PCI_COMMAND_PARITY, dma_refetch);
4306}
4307
f70dba83 4308static int __devinit cciss_pci_init(ctlr_info_t *h)
6539fa9b 4309{
4809d098 4310 int prod_index, err;
6539fa9b 4311
f70dba83 4312 prod_index = cciss_lookup_board_id(h->pdev, &h->board_id);
6539fa9b 4313 if (prod_index < 0)
2ec24ff1 4314 return -ENODEV;
f70dba83
SC		 4315 h->product_name = products[prod_index].product_name;
4316 h->access = *(products[prod_index].access);
1da177e4 4317
f70dba83 4318 if (cciss_board_disabled(h)) {
b2a4a43d 4319 dev_warn(&h->pdev->dev, "controller appears to be disabled\n");
c33ac89b 4320 return -ENODEV;
1da177e4 4321 }
f70dba83 4322 err = pci_enable_device(h->pdev);
7c832835 4323 if (err) {
b2a4a43d 4324 dev_warn(&h->pdev->dev, "Unable to Enable PCI device\n");
c33ac89b 4325 return err;
f92e2f5f
MM		 4326 }
4327
f70dba83 4328 err = pci_request_regions(h->pdev, "cciss");
4e570309 4329 if (err) {
b2a4a43d
SC		 4330 dev_warn(&h->pdev->dev,
4331 "Cannot obtain PCI resources, aborting\n");
872225ca 4332 return err;
4e570309 4333 }
1da177e4 4334
b2a4a43d
SC		 4335 dev_dbg(&h->pdev->dev, "irq = %x\n", h->pdev->irq);
4336 dev_dbg(&h->pdev->dev, "board_id = %x\n", h->board_id);
1da177e4 4337
fb86a35b
MM		 4338/* If the kernel supports MSI/MSI-X we will try to enable that functionality,
4339 * else we use the IO-APIC interrupt assigned to us by system ROM.
4340 */
f70dba83
SC		 4341 cciss_interrupt_mode(h);
4342 err = cciss_pci_find_memory_BAR(h->pdev, &h->paddr);
d474830d 4343 if (err)
e1438581 4344 goto err_out_free_res;
f70dba83
SC		 4345 h->vaddr = remap_pci_mem(h->paddr, 0x250);
4346 if (!h->vaddr) {
da550321
SC		 4347 err = -ENOMEM;
4348 goto err_out_free_res;
7c832835 4349 }
afa842fa 4350 err = cciss_wait_for_board_state(h->pdev, h->vaddr, BOARD_READY);
e99ba136 4351 if (err)
4e570309 4352 goto err_out_free_res;
f70dba83 4353 err = cciss_find_cfgtables(h);
4809d098 4354 if (err)
4e570309 4355 goto err_out_free_res;
b2a4a43d 4356 print_cfg_table(h);
f70dba83 4357 cciss_find_board_params(h);
1da177e4 4358
f70dba83 4359 if (!CISS_signature_present(h)) {
c33ac89b 4360 err = -ENODEV;
4e570309 4361 goto err_out_free_res;
1da177e4 4362 }
f70dba83
SC		 4363 cciss_enable_scsi_prefetch(h);
4364 cciss_p600_dma_prefetch_quirk(h);
13049537
JH		 4365 err = cciss_enter_simple_mode(h);
4366 if (err)
4367 goto err_out_free_res;
f70dba83 4368 cciss_put_controller_into_performant_mode(h);
1da177e4
LT		 4369 return 0;
4370
5faad620 4371err_out_free_res:
872225ca
MM		 4372 /*
4373 * Deliberately omit pci_disable_device(): it does something nasty to
4374 * Smart Array controllers that pci_enable_device does not undo
4375 */
f70dba83
SC		 4376 if (h->transtable)
4377 iounmap(h->transtable);
4378 if (h->cfgtable)
4379 iounmap(h->cfgtable);
4380 if (h->vaddr)
4381 iounmap(h->vaddr);
4382 pci_release_regions(h->pdev);
c33ac89b 4383 return err;
1da177e4
LT		 4384}
4385
6ae5ce8e
MM		 4386/* Function to find the first free pointer into our hba[] array
4387 * Returns -1 if no free entries are left.
7c832835 4388 */
b2a4a43d 4389static int alloc_cciss_hba(struct pci_dev *pdev)
1da177e4 4390{
799202cb 4391 int i;
1da177e4 4392
7c832835 4393 for (i = 0; i < MAX_CTLR; i++) {
1da177e4 4394 if (!hba[i]) {
f70dba83 4395 ctlr_info_t *h;
f2912a12 4396
f70dba83
SC		 4397 h = kzalloc(sizeof(ctlr_info_t), GFP_KERNEL);
4398 if (!h)
1da177e4 4399 goto Enomem;
f70dba83 4400 hba[i] = h;
1da177e4
LT		 4401 return i;
4402 }
4403 }
b2a4a43d 4404 dev_warn(&pdev->dev, "This driver supports a maximum"
7c832835 4405 " of %d controllers.\n", MAX_CTLR);
799202cb
MM		 4406 return -1;
4407Enomem:
b2a4a43d 4408 dev_warn(&pdev->dev, "out of memory.\n");
1da177e4
LT		 4409 return -1;
4410}
4411
f70dba83 4412static void free_hba(ctlr_info_t *h)
1da177e4 4413{
2c935593 4414 int i;
1da177e4 4415
f70dba83 4416 hba[h->ctlr] = NULL;
2c935593
SC		 4417 for (i = 0; i < h->highest_lun + 1; i++)
4418 if (h->gendisk[i] != NULL)
4419 put_disk(h->gendisk[i]);
4420 kfree(h);
1da177e4
LT		 4421}
4422
82eb03cf
CC		 4423/* Send a message CDB to the firmware. */
4424static __devinit int cciss_message(struct pci_dev *pdev, unsigned char opcode, unsigned char type)
4425{
4426 typedef struct {
4427 CommandListHeader_struct CommandHeader;
4428 RequestBlock_struct Request;
4429 ErrDescriptor_struct ErrorDescriptor;
4430 } Command;
4431 static const size_t cmd_sz = sizeof(Command) + sizeof(ErrorInfo_struct);
4432 Command *cmd;
4433 dma_addr_t paddr64;
4434 uint32_t paddr32, tag;
4435 void __iomem *vaddr;
4436 int i, err;
4437
4438 vaddr = ioremap_nocache(pci_resource_start(pdev, 0), pci_resource_len(pdev, 0));
4439 if (vaddr == NULL)
4440 return -ENOMEM;
4441
4442 /* The Inbound Post Queue only accepts 32-bit physical addresses for the
4443 CCISS commands, so they must be allocated from the lower 4GiB of
4444 memory. */
e930438c 4445 err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32));
82eb03cf
CC		 4446 if (err) {
4447 iounmap(vaddr);
4448 return -ENOMEM;
4449 }
4450
4451 cmd = pci_alloc_consistent(pdev, cmd_sz, &paddr64);
4452 if (cmd == NULL) {
4453 iounmap(vaddr);
4454 return -ENOMEM;
4455 }
4456
4457 /* This must fit, because of the 32-bit consistent DMA mask. Also,
4458 although there's no guarantee, we assume that the address is at
4459 least 4-byte aligned (most likely, it's page-aligned). */
4460 paddr32 = paddr64;
4461
4462 cmd->CommandHeader.ReplyQueue = 0;
4463 cmd->CommandHeader.SGList = 0;
4464 cmd->CommandHeader.SGTotal = 0;
4465 cmd->CommandHeader.Tag.lower = paddr32;
4466 cmd->CommandHeader.Tag.upper = 0;
4467 memset(&cmd->CommandHeader.LUN.LunAddrBytes, 0, 8);
4468
4469 cmd->Request.CDBLen = 16;
4470 cmd->Request.Type.Type = TYPE_MSG;
4471 cmd->Request.Type.Attribute = ATTR_HEADOFQUEUE;
4472 cmd->Request.Type.Direction = XFER_NONE;
4473 cmd->Request.Timeout = 0; /* Don't time out */
4474 cmd->Request.CDB[0] = opcode;
4475 cmd->Request.CDB[1] = type;
4476 memset(&cmd->Request.CDB[2], 0, 14); /* the rest of the CDB is reserved */
4477
4478 cmd->ErrorDescriptor.Addr.lower = paddr32 + sizeof(Command);
4479 cmd->ErrorDescriptor.Addr.upper = 0;
4480 cmd->ErrorDescriptor.Len = sizeof(ErrorInfo_struct);
4481
4482 writel(paddr32, vaddr + SA5_REQUEST_PORT_OFFSET);
4483
4484 for (i = 0; i < 10; i++) {
4485 tag = readl(vaddr + SA5_REPLY_PORT_OFFSET);
4486 if ((tag & ~3) == paddr32)
4487 break;
3e28601f 4488 msleep(CCISS_POST_RESET_NOOP_TIMEOUT_MSECS);
82eb03cf
CC		 4489 }
4490
4491 iounmap(vaddr);
4492
4493 /* we leak the DMA buffer here ... no choice since the controller could
4494 still complete the command. */
4495 if (i == 10) {
b2a4a43d
SC		 4496 dev_err(&pdev->dev,
4497 "controller message %02x:%02x timed out\n",
82eb03cf
CC		 4498 opcode, type);
4499 return -ETIMEDOUT;
4500 }
4501
4502 pci_free_consistent(pdev, cmd_sz, cmd, paddr64);
4503
4504 if (tag & 2) {
b2a4a43d 4505 dev_err(&pdev->dev, "controller message %02x:%02x failed\n",
82eb03cf
CC		 4506 opcode, type);
4507 return -EIO;
4508 }
4509
b2a4a43d 4510 dev_info(&pdev->dev, "controller message %02x:%02x succeeded\n",
82eb03cf
CC		 4511 opcode, type);
4512 return 0;
4513}
4514
82eb03cf
CC		 4515#define cciss_noop(p) cciss_message(p, 3, 0)
4516
a6528d01 4517static int cciss_controller_hard_reset(struct pci_dev *pdev,
bf2e2e6b 4518 void * __iomem vaddr, u32 use_doorbell)
82eb03cf 4519{
a6528d01
SC		 4520 u16 pmcsr;
4521 int pos;
82eb03cf 4522
a6528d01
SC		 4523 if (use_doorbell) {
4524 /* For everything after the P600, the PCI power state method
4525 * of resetting the controller doesn't work, so we have this
4526 * other way using the doorbell register.
4527 */
4528 dev_info(&pdev->dev, "using doorbell to reset controller\n");
bf2e2e6b 4529 writel(use_doorbell, vaddr + SA5_DOORBELL);
a6528d01
SC		 4530 } else { /* Try to do it the PCI power state way */
4531
4532 /* Quoting from the Open CISS Specification: "The Power
4533 * Management Control/Status Register (CSR) controls the power
4534 * state of the device. The normal operating state is D0,
4535 * CSR=00h. The software off state is D3, CSR=03h. To reset
4536 * the controller, place the interface device in D3 then to D0,
4537 * this causes a secondary PCI reset which will reset the
4538 * controller." */
4539
4540 pos = pci_find_capability(pdev, PCI_CAP_ID_PM);
4541 if (pos == 0) {
4542 dev_err(&pdev->dev,
4543 "cciss_controller_hard_reset: "
4544 "PCI PM not supported\n");
4545 return -ENODEV;
4546 }
4547 dev_info(&pdev->dev, "using PCI PM to reset controller\n");
4548 /* enter the D3hot power management state */
4549 pci_read_config_word(pdev, pos + PCI_PM_CTRL, &pmcsr);
4550 pmcsr &= ~PCI_PM_CTRL_STATE_MASK;
4551 pmcsr |= PCI_D3hot;
4552 pci_write_config_word(pdev, pos + PCI_PM_CTRL, pmcsr);
82eb03cf 4553
a6528d01 4554 msleep(500);
82eb03cf 4555
a6528d01
SC		 4556 /* enter the D0 power management state */
4557 pmcsr &= ~PCI_PM_CTRL_STATE_MASK;
4558 pmcsr |= PCI_D0;
4559 pci_write_config_word(pdev, pos + PCI_PM_CTRL, pmcsr);
ab5dbebe
MM		 4560
4561 /*
4562 * The P600 requires a small delay when changing states.
4563 * Otherwise we may think the board did not reset and we bail.
4564 * This for kdump only and is particular to the P600.
4565 */
4566 msleep(500);
a6528d01
SC		 4567 }
4568 return 0;
4569}
82eb03cf 4570
62710ae1
SC		 4571static __devinit void init_driver_version(char *driver_version, int len)
4572{
4573 memset(driver_version, 0, len);
4574 strncpy(driver_version, "cciss " DRIVER_NAME, len - 1);
4575}
4576
4577static __devinit int write_driver_ver_to_cfgtable(
4578 CfgTable_struct __iomem *cfgtable)
4579{
4580 char *driver_version;
4581 int i, size = sizeof(cfgtable->driver_version);
4582
4583 driver_version = kmalloc(size, GFP_KERNEL);
4584 if (!driver_version)
4585 return -ENOMEM;
4586
4587 init_driver_version(driver_version, size);
4588 for (i = 0; i < size; i++)
4589 writeb(driver_version[i], &cfgtable->driver_version[i]);
4590 kfree(driver_version);
4591 return 0;
4592}
4593
4594static __devinit void read_driver_ver_from_cfgtable(
4595 CfgTable_struct __iomem *cfgtable, unsigned char *driver_ver)
4596{
4597 int i;
4598
4599 for (i = 0; i < sizeof(cfgtable->driver_version); i++)
4600 driver_ver[i] = readb(&cfgtable->driver_version[i]);
4601}
4602
4603static __devinit int controller_reset_failed(
4604 CfgTable_struct __iomem *cfgtable)
4605{
4606
4607 char *driver_ver, *old_driver_ver;
4608 int rc, size = sizeof(cfgtable->driver_version);
4609
4610 old_driver_ver = kmalloc(2 * size, GFP_KERNEL);
4611 if (!old_driver_ver)
4612 return -ENOMEM;
4613 driver_ver = old_driver_ver + size;
4614
4615 /* After a reset, the 32 bytes of "driver version" in the cfgtable
4616 * should have been changed, otherwise we know the reset failed.
4617 */
4618 init_driver_version(old_driver_ver, size);
4619 read_driver_ver_from_cfgtable(cfgtable, driver_ver);
4620 rc = !memcmp(driver_ver, old_driver_ver, size);
4621 kfree(old_driver_ver);
4622 return rc;
4623}
4624
a6528d01
SC		 4625/* This does a hard reset of the controller using PCI power management
4626 * states or using the doorbell register. */
4627static __devinit int cciss_kdump_hard_reset_controller(struct pci_dev *pdev)
4628{
a6528d01
SC		 4629 u64 cfg_offset;
4630 u32 cfg_base_addr;
4631 u64 cfg_base_addr_index;
4632 void __iomem *vaddr;
4633 unsigned long paddr;
62710ae1 4634 u32 misc_fw_support;
f442e64b 4635 int rc;
a6528d01 4636 CfgTable_struct __iomem *cfgtable;
bf2e2e6b 4637 u32 use_doorbell;
058a0f9f 4638 u32 board_id;
f442e64b 4639 u16 command_register;
a6528d01
SC		 4640
4641 /* For controllers as old a the p600, this is very nearly
4642 * the same thing as
4643 *
4644 * pci_save_state(pci_dev);
4645 * pci_set_power_state(pci_dev, PCI_D3hot);
4646 * pci_set_power_state(pci_dev, PCI_D0);
4647 * pci_restore_state(pci_dev);
4648 *
a6528d01
SC		 4649 * For controllers newer than the P600, the pci power state
4650 * method of resetting doesn't work so we have another way
4651 * using the doorbell register.
4652 */
82eb03cf 4653
058a0f9f
SC		 4654 /* Exclude 640x boards. These are two pci devices in one slot
4655 * which share a battery backed cache module. One controls the
4656 * cache, the other accesses the cache through the one that controls
4657 * it. If we reset the one controlling the cache, the other will
4658 * likely not be happy. Just forbid resetting this conjoined mess.
4659 */
4660 cciss_lookup_board_id(pdev, &board_id);
ec52d5f1 4661 if (!ctlr_is_resettable(board_id)) {
058a0f9f
SC		 4662 dev_warn(&pdev->dev, "Cannot reset Smart Array 640x "
4663 "due to shared cache module.");
82eb03cf
CC		 4664 return -ENODEV;
4665 }
4666
ec52d5f1
SC		 4667 /* if controller is soft- but not hard resettable... */
4668 if (!ctlr_is_hard_resettable(board_id))
4669 return -ENOTSUPP; /* try soft reset later. */
4670
f442e64b
SC		 4671 /* Save the PCI command register */
4672 pci_read_config_word(pdev, 4, &command_register);
4673 /* Turn the board off. This is so that later pci_restore_state()
4674 * won't turn the board on before the rest of config space is ready.
4675 */
4676 pci_disable_device(pdev);
4677 pci_save_state(pdev);
82eb03cf 4678
a6528d01
SC		 4679 /* find the first memory BAR, so we can find the cfg table */
4680 rc = cciss_pci_find_memory_BAR(pdev, &paddr);
4681 if (rc)
4682 return rc;
4683 vaddr = remap_pci_mem(paddr, 0x250);
4684 if (!vaddr)
4685 return -ENOMEM;
82eb03cf 4686
a6528d01
SC		 4687 /* find cfgtable in order to check if reset via doorbell is supported */
4688 rc = cciss_find_cfg_addrs(pdev, vaddr, &cfg_base_addr,
4689 &cfg_base_addr_index, &cfg_offset);
4690 if (rc)
4691 goto unmap_vaddr;
4692 cfgtable = remap_pci_mem(pci_resource_start(pdev,
4693 cfg_base_addr_index) + cfg_offset, sizeof(*cfgtable));
4694 if (!cfgtable) {
4695 rc = -ENOMEM;
4696 goto unmap_vaddr;
4697 }
62710ae1
SC		 4698 rc = write_driver_ver_to_cfgtable(cfgtable);
4699 if (rc)
4700 goto unmap_vaddr;
82eb03cf 4701
bf2e2e6b
SC		 4702 /* If reset via doorbell register is supported, use that.
4703 * There are two such methods. Favor the newest method.
75230ff2 4704 */
bf2e2e6b
SC		 4705 misc_fw_support = readl(&cfgtable->misc_fw_support);
4706 use_doorbell = misc_fw_support & MISC_FW_DOORBELL_RESET2;
4707 if (use_doorbell) {
4708 use_doorbell = DOORBELL_CTLR_RESET2;
4709 } else {
4710 use_doorbell = misc_fw_support & MISC_FW_DOORBELL_RESET;
063d2cf7
SC		 4711 if (use_doorbell) {
4712 dev_warn(&pdev->dev, "Controller claims that "
4713 "'Bit 2 doorbell reset' is "
4714 "supported, but not 'bit 5 doorbell reset'. "
4715 "Firmware update is recommended.\n");
4716 rc = -ENOTSUPP; /* use the soft reset */
4717 goto unmap_cfgtable;
4718 }
bf2e2e6b 4719 }
75230ff2 4720
a6528d01
SC		 4721 rc = cciss_controller_hard_reset(pdev, vaddr, use_doorbell);
4722 if (rc)
4723 goto unmap_cfgtable;
f442e64b
SC		 4724 pci_restore_state(pdev);
4725 rc = pci_enable_device(pdev);
4726 if (rc) {
4727 dev_warn(&pdev->dev, "failed to enable device.\n");
4728 goto unmap_cfgtable;
82eb03cf 4729 }
f442e64b 4730 pci_write_config_word(pdev, 4, command_register);
82eb03cf 4731
a6528d01
SC		 4732 /* Some devices (notably the HP Smart Array 5i Controller)
4733 need a little pause here */
4734 msleep(CCISS_POST_RESET_PAUSE_MSECS);
4735
afa842fa 4736 /* Wait for board to become not ready, then ready. */
59ec86bb 4737 dev_info(&pdev->dev, "Waiting for board to reset.\n");
afa842fa 4738 rc = cciss_wait_for_board_state(pdev, vaddr, BOARD_NOT_READY);
5afe2781
SC		 4739 if (rc) {
4740 dev_warn(&pdev->dev, "Failed waiting for board to hard reset."
4741 " Will try soft reset.\n");
4742 rc = -ENOTSUPP; /* Not expected, but try soft reset later */
4743 goto unmap_cfgtable;
4744 }
afa842fa
SC		 4745 rc = cciss_wait_for_board_state(pdev, vaddr, BOARD_READY);
4746 if (rc) {
4747 dev_warn(&pdev->dev,
5afe2781
SC		 4748 "failed waiting for board to become ready "
4749 "after hard reset\n");
afa842fa
SC		 4750 goto unmap_cfgtable;
4751 }
afa842fa 4752
62710ae1
SC		 4753 rc = controller_reset_failed(vaddr);
4754 if (rc < 0)
4755 goto unmap_cfgtable;
4756 if (rc) {
5afe2781
SC		 4757 dev_warn(&pdev->dev, "Unable to successfully hard reset "
4758 "controller. Will try soft reset.\n");
4759 rc = -ENOTSUPP; /* Not expected, but try soft reset later */
62710ae1 4760 } else {
5afe2781 4761 dev_info(&pdev->dev, "Board ready after hard reset.\n");
a6528d01
SC		 4762 }
4763
4764unmap_cfgtable:
4765 iounmap(cfgtable);
4766
4767unmap_vaddr:
4768 iounmap(vaddr);
4769 return rc;
82eb03cf
CC		 4770}
4771
83123cb1
SC		 4772static __devinit int cciss_init_reset_devices(struct pci_dev *pdev)
4773{
a6528d01 4774 int rc, i;
83123cb1
SC		 4775
4776 if (!reset_devices)
4777 return 0;
4778
a6528d01
SC		 4779 /* Reset the controller with a PCI power-cycle or via doorbell */
4780 rc = cciss_kdump_hard_reset_controller(pdev);
83123cb1 4781
a6528d01
SC		 4782 /* -ENOTSUPP here means we cannot reset the controller
4783 * but it's already (and still) up and running in
058a0f9f
SC		 4784 * "performant mode". Or, it might be 640x, which can't reset
4785 * due to concerns about shared bbwc between 6402/6404 pair.
a6528d01
SC		 4786 */
4787 if (rc == -ENOTSUPP)
5afe2781 4788 return rc; /* just try to do the kdump anyhow. */
a6528d01
SC		 4789 if (rc)
4790 return -ENODEV;
83123cb1
SC		 4791
4792 /* Now try to get the controller to respond to a no-op */
59ec86bb 4793 dev_warn(&pdev->dev, "Waiting for controller to respond to no-op\n");
83123cb1
SC		 4794 for (i = 0; i < CCISS_POST_RESET_NOOP_RETRIES; i++) {
4795 if (cciss_noop(pdev) == 0)
4796 break;
4797 else
4798 dev_warn(&pdev->dev, "no-op failed%s\n",
4799 (i < CCISS_POST_RESET_NOOP_RETRIES - 1 ?
4800 "; re-trying" : ""));
4801 msleep(CCISS_POST_RESET_NOOP_INTERVAL_MSECS);
4802 }
82eb03cf
CC		 4803 return 0;
4804}
4805
54dae343
SC		 4806static __devinit int cciss_allocate_cmd_pool(ctlr_info_t *h)
4807{
4808 h->cmd_pool_bits = kmalloc(
4809 DIV_ROUND_UP(h->nr_cmds, BITS_PER_LONG) *
4810 sizeof(unsigned long), GFP_KERNEL);
4811 h->cmd_pool = pci_alloc_consistent(h->pdev,
4812 h->nr_cmds * sizeof(CommandList_struct),
4813 &(h->cmd_pool_dhandle));
4814 h->errinfo_pool = pci_alloc_consistent(h->pdev,
4815 h->nr_cmds * sizeof(ErrorInfo_struct),
4816 &(h->errinfo_pool_dhandle));
4817 if ((h->cmd_pool_bits == NULL)
4818 || (h->cmd_pool == NULL)
4819 || (h->errinfo_pool == NULL)) {
4820 dev_err(&h->pdev->dev, "out of memory");
4821 return -ENOMEM;
4822 }
4823 return 0;
4824}
4825
abf7966e
SC		 4826static __devinit int cciss_allocate_scatterlists(ctlr_info_t *h)
4827{
4828 int i;
4829
4830 /* zero it, so that on free we need not know how many were alloc'ed */
4831 h->scatter_list = kzalloc(h->max_commands *
4832 sizeof(struct scatterlist *), GFP_KERNEL);
4833 if (!h->scatter_list)
4834 return -ENOMEM;
4835
4836 for (i = 0; i < h->nr_cmds; i++) {
4837 h->scatter_list[i] = kmalloc(sizeof(struct scatterlist) *
4838 h->maxsgentries, GFP_KERNEL);
4839 if (h->scatter_list[i] == NULL) {
4840 dev_err(&h->pdev->dev, "could not allocate "
4841 "s/g lists\n");
4842 return -ENOMEM;
4843 }
4844 }
4845 return 0;
4846}
4847
4848static void cciss_free_scatterlists(ctlr_info_t *h)
4849{
4850 int i;
4851
4852 if (h->scatter_list) {
4853 for (i = 0; i < h->nr_cmds; i++)
4854 kfree(h->scatter_list[i]);
4855 kfree(h->scatter_list);
4856 }
4857}
4858
54dae343
SC		 4859static void cciss_free_cmd_pool(ctlr_info_t *h)
4860{
4861 kfree(h->cmd_pool_bits);
4862 if (h->cmd_pool)
4863 pci_free_consistent(h->pdev,
4864 h->nr_cmds * sizeof(CommandList_struct),
4865 h->cmd_pool, h->cmd_pool_dhandle);
4866 if (h->errinfo_pool)
4867 pci_free_consistent(h->pdev,
4868 h->nr_cmds * sizeof(ErrorInfo_struct),
4869 h->errinfo_pool, h->errinfo_pool_dhandle);
4870}
4871
2b48085f
SC		 4872static int cciss_request_irq(ctlr_info_t *h,
4873 irqreturn_t (*msixhandler)(int, void *),
4874 irqreturn_t (*intxhandler)(int, void *))
4875{
4876 if (h->msix_vector || h->msi_vector) {
13049537 4877 if (!request_irq(h->intr[h->intr_mode], msixhandler,
2b48085f
SC		 4878 IRQF_DISABLED, h->devname, h))
4879 return 0;
4880 dev_err(&h->pdev->dev, "Unable to get msi irq %d"
13049537 4881 " for %s\n", h->intr[h->intr_mode],
2b48085f
SC		 4882 h->devname);
4883 return -1;
4884 }
4885
13049537 4886 if (!request_irq(h->intr[h->intr_mode], intxhandler,
2b48085f
SC		 4887 IRQF_DISABLED, h->devname, h))
4888 return 0;
4889 dev_err(&h->pdev->dev, "Unable to get irq %d for %s\n",
13049537 4890 h->intr[h->intr_mode], h->devname);
2b48085f
SC		 4891 return -1;
4892}
4893
5afe2781
SC		 4894static int __devinit cciss_kdump_soft_reset(ctlr_info_t *h)
4895{
4896 if (cciss_send_reset(h, CTLR_LUNID, CCISS_RESET_TYPE_CONTROLLER)) {
4897 dev_warn(&h->pdev->dev, "Resetting array controller failed.\n");
4898 return -EIO;
4899 }
4900
4901 dev_info(&h->pdev->dev, "Waiting for board to soft reset.\n");
4902 if (cciss_wait_for_board_state(h->pdev, h->vaddr, BOARD_NOT_READY)) {
4903 dev_warn(&h->pdev->dev, "Soft reset had no effect.\n");
4904 return -1;
4905 }
4906
4907 dev_info(&h->pdev->dev, "Board reset, awaiting READY status.\n");
4908 if (cciss_wait_for_board_state(h->pdev, h->vaddr, BOARD_READY)) {
4909 dev_warn(&h->pdev->dev, "Board failed to become ready "
4910 "after soft reset.\n");
4911 return -1;
4912 }
4913
4914 return 0;
4915}
4916
4917static void cciss_undo_allocations_after_kdump_soft_reset(ctlr_info_t *h)
4918{
4919 int ctlr = h->ctlr;
4920
13049537 4921 free_irq(h->intr[h->intr_mode], h);
5afe2781
SC		 4922#ifdef CONFIG_PCI_MSI
4923 if (h->msix_vector)
4924 pci_disable_msix(h->pdev);
4925 else if (h->msi_vector)
4926 pci_disable_msi(h->pdev);
4927#endif /* CONFIG_PCI_MSI */
4928 cciss_free_sg_chain_blocks(h->cmd_sg_list, h->nr_cmds);
4929 cciss_free_scatterlists(h);
4930 cciss_free_cmd_pool(h);
4931 kfree(h->blockFetchTable);
4932 if (h->reply_pool)
4933 pci_free_consistent(h->pdev, h->max_commands * sizeof(__u64),
4934 h->reply_pool, h->reply_pool_dhandle);
4935 if (h->transtable)
4936 iounmap(h->transtable);
4937 if (h->cfgtable)
4938 iounmap(h->cfgtable);
4939 if (h->vaddr)
4940 iounmap(h->vaddr);
4941 unregister_blkdev(h->major, h->devname);
4942 cciss_destroy_hba_sysfs_entry(h);
4943 pci_release_regions(h->pdev);
4944 kfree(h);
4945 hba[ctlr] = NULL;
4946}
4947
1da177e4
LT		 4948/*
4949 * This is it. Find all the controllers and register them. I really hate
4950 * stealing all these major device numbers.
4951 * returns the number of block devices registered.
4952 */
4953static int __devinit cciss_init_one(struct pci_dev *pdev,
7c832835 4954 const struct pci_device_id *ent)
1da177e4 4955{
1da177e4 4956 int i;
799202cb 4957 int j = 0;
1da177e4 4958 int rc;
5afe2781 4959 int try_soft_reset = 0;
22bece00 4960 int dac, return_code;
212a5026 4961 InquiryData_struct *inq_buff;
f70dba83 4962 ctlr_info_t *h;
5afe2781 4963 unsigned long flags;
1da177e4 4964
83123cb1 4965 rc = cciss_init_reset_devices(pdev);
5afe2781
SC		 4966 if (rc) {
4967 if (rc != -ENOTSUPP)
4968 return rc;
4969 /* If the reset fails in a particular way (it has no way to do
4970 * a proper hard reset, so returns -ENOTSUPP) we can try to do
4971 * a soft reset once we get the controller configured up to the
4972 * point that it can accept a command.
4973 */
4974 try_soft_reset = 1;
4975 rc = 0;
4976 }
4977
4978reinit_after_soft_reset:
4979
b2a4a43d 4980 i = alloc_cciss_hba(pdev);
7c832835 4981 if (i < 0)
e2019b58 4982 return -1;
1f8ef380 4983
f70dba83
SC		 4984 h = hba[i];
4985 h->pdev = pdev;
4986 h->busy_initializing = 1;
13049537 4987 h->intr_mode = cciss_simple_mode ? SIMPLE_MODE_INT : PERF_MODE_INT;
e6e1ee93
JA		 4988 INIT_LIST_HEAD(&h->cmpQ);
4989 INIT_LIST_HEAD(&h->reqQ);
f70dba83 4990 mutex_init(&h->busy_shutting_down);
1f8ef380 4991
f70dba83 4992 if (cciss_pci_init(h) != 0)
2cfa948c 4993 goto clean_no_release_regions;
1da177e4 4994
f70dba83
SC		 4995 sprintf(h->devname, "cciss%d", i);
4996 h->ctlr = i;
1da177e4 4997
8a4ec67b
SC		 4998 if (cciss_tape_cmds < 2)
4999 cciss_tape_cmds = 2;
5000 if (cciss_tape_cmds > 16)
5001 cciss_tape_cmds = 16;
5002
f70dba83 5003 init_completion(&h->scan_wait);
b368c9dd 5004
f70dba83 5005 if (cciss_create_hba_sysfs_entry(h))
7fe06326
AP		 5006 goto clean0;
5007
1da177e4 5008 /* configure PCI DMA stuff */
6a35528a 5009 if (!pci_set_dma_mask(pdev, DMA_BIT_MASK(64)))
40aabb58 5010 dac = 1;
284901a9 5011 else if (!pci_set_dma_mask(pdev, DMA_BIT_MASK(32)))
40aabb58 5012 dac = 0;
1da177e4 5013 else {
b2a4a43d 5014 dev_err(&h->pdev->dev, "no suitable DMA available\n");
1da177e4
LT		 5015 goto clean1;
5016 }
5017
5018 /*
5019 * register with the major number, or get a dynamic major number
5020 * by passing 0 as argument. This is done for greater than
5021 * 8 controller support.
5022 */
5023 if (i < MAX_CTLR_ORIG)
f70dba83
SC		 5024 h->major = COMPAQ_CISS_MAJOR + i;
5025 rc = register_blkdev(h->major, h->devname);
7c832835 5026 if (rc == -EBUSY || rc == -EINVAL) {
b2a4a43d
SC		 5027 dev_err(&h->pdev->dev,
5028 "Unable to get major number %d for %s "
f70dba83 5029 "on hba %d\n", h->major, h->devname, i);
1da177e4 5030 goto clean1;
7c832835 5031 } else {
1da177e4 5032 if (i >= MAX_CTLR_ORIG)
f70dba83 5033 h->major = rc;
1da177e4
LT		 5034 }
5035
5036 /* make sure the board interrupts are off */
f70dba83 5037 h->access.set_intr_mask(h, CCISS_INTR_OFF);
2b48085f
SC		 5038 rc = cciss_request_irq(h, do_cciss_msix_intr, do_cciss_intx);
5039 if (rc)
5040 goto clean2;
40aabb58 5041
b2a4a43d 5042 dev_info(&h->pdev->dev, "%s: <0x%x> at PCI %s IRQ %d%s using DAC\n",
f70dba83 5043 h->devname, pdev->device, pci_name(pdev),
13049537 5044 h->intr[h->intr_mode], dac ? "" : " not");
7c832835 5045
54dae343 5046 if (cciss_allocate_cmd_pool(h))
1da177e4 5047 goto clean4;
5c07a311 5048
abf7966e 5049 if (cciss_allocate_scatterlists(h))
4ee69851
DC		 5050 goto clean4;
5051
f70dba83
SC		 5052 h->cmd_sg_list = cciss_allocate_sg_chain_blocks(h,
5053 h->chainsize, h->nr_cmds);
5054 if (!h->cmd_sg_list && h->chainsize > 0)
5c07a311 5055 goto clean4;
5c07a311 5056
f70dba83 5057 spin_lock_init(&h->lock);
1da177e4 5058
7c832835 5059 /* Initialize the pdev driver private data.
f70dba83
SC		 5060 have it point to h. */
5061 pci_set_drvdata(pdev, h);
7c832835
BH		 5062 /* command and error info recs zeroed out before
5063 they are used */
f70dba83
SC		 5064 memset(h->cmd_pool_bits, 0,
5065 DIV_ROUND_UP(h->nr_cmds, BITS_PER_LONG)
061837bc 5066 * sizeof(unsigned long));
1da177e4 5067
f70dba83
SC		 5068 h->num_luns = 0;
5069 h->highest_lun = -1;
6ae5ce8e 5070 for (j = 0; j < CISS_MAX_LUN; j++) {
f70dba83
SC		 5071 h->drv[j] = NULL;
5072 h->gendisk[j] = NULL;
6ae5ce8e 5073 }
1da177e4 5074
5afe2781
SC		 5075 /* At this point, the controller is ready to take commands.
5076 * Now, if reset_devices and the hard reset didn't work, try
5077 * the soft reset and see if that works.
5078 */
5079 if (try_soft_reset) {
5080
5081 /* This is kind of gross. We may or may not get a completion
5082 * from the soft reset command, and if we do, then the value
5083 * from the fifo may or may not be valid. So, we wait 10 secs
5084 * after the reset throwing away any completions we get during
5085 * that time. Unregister the interrupt handler and register
5086 * fake ones to scoop up any residual completions.
5087 */
5088 spin_lock_irqsave(&h->lock, flags);
5089 h->access.set_intr_mask(h, CCISS_INTR_OFF);
5090 spin_unlock_irqrestore(&h->lock, flags);
13049537 5091 free_irq(h->intr[h->intr_mode], h);
5afe2781
SC		 5092 rc = cciss_request_irq(h, cciss_msix_discard_completions,
5093 cciss_intx_discard_completions);
5094 if (rc) {
5095 dev_warn(&h->pdev->dev, "Failed to request_irq after "
5096 "soft reset.\n");
5097 goto clean4;
5098 }
5099
5100 rc = cciss_kdump_soft_reset(h);
5101 if (rc) {
5102 dev_warn(&h->pdev->dev, "Soft reset failed.\n");
5103 goto clean4;
5104 }
5105
5106 dev_info(&h->pdev->dev, "Board READY.\n");
5107 dev_info(&h->pdev->dev,
5108 "Waiting for stale completions to drain.\n");
5109 h->access.set_intr_mask(h, CCISS_INTR_ON);
5110 msleep(10000);
5111 h->access.set_intr_mask(h, CCISS_INTR_OFF);
5112
5113 rc = controller_reset_failed(h->cfgtable);
5114 if (rc)
5115 dev_info(&h->pdev->dev,
5116 "Soft reset appears to have failed.\n");
5117
5118 /* since the controller's reset, we have to go back and re-init
5119 * everything. Easiest to just forget what we've done and do it
5120 * all over again.
5121 */
5122 cciss_undo_allocations_after_kdump_soft_reset(h);
5123 try_soft_reset = 0;
5124 if (rc)
5125 /* don't go to clean4, we already unallocated */
5126 return -ENODEV;
5127
5128 goto reinit_after_soft_reset;
5129 }
5130
f70dba83 5131 cciss_scsi_setup(h);
1da177e4
LT		 5132
5133 /* Turn the interrupts on so we can service requests */
f70dba83 5134 h->access.set_intr_mask(h, CCISS_INTR_ON);
1da177e4 5135
22bece00
MM		 5136 /* Get the firmware version */
5137 inq_buff = kzalloc(sizeof(InquiryData_struct), GFP_KERNEL);
5138 if (inq_buff == NULL) {
b2a4a43d 5139 dev_err(&h->pdev->dev, "out of memory\n");
22bece00
MM		 5140 goto clean4;
5141 }
5142
f70dba83 5143 return_code = sendcmd_withirq(h, CISS_INQUIRY, inq_buff,
b57695fe 5144 sizeof(InquiryData_struct), 0, CTLR_LUNID, TYPE_CMD);
22bece00 5145 if (return_code == IO_OK) {
f70dba83
SC		 5146 h->firm_ver[0] = inq_buff->data_byte[32];
5147 h->firm_ver[1] = inq_buff->data_byte[33];
5148 h->firm_ver[2] = inq_buff->data_byte[34];
5149 h->firm_ver[3] = inq_buff->data_byte[35];
22bece00 5150 } else { /* send command failed */
b2a4a43d 5151 dev_warn(&h->pdev->dev, "unable to determine firmware"
22bece00
MM		 5152 " version of controller\n");
5153 }
212a5026 5154 kfree(inq_buff);
22bece00 5155
f70dba83 5156 cciss_procinit(h);
92c4231a 5157
f70dba83 5158 h->cciss_max_sectors = 8192;
92c4231a 5159
f70dba83
SC		 5160 rebuild_lun_table(h, 1, 0);
5161 h->busy_initializing = 0;
e2019b58 5162 return 1;
1da177e4 5163
6ae5ce8e 5164clean4:
54dae343 5165 cciss_free_cmd_pool(h);
abf7966e 5166 cciss_free_scatterlists(h);
f70dba83 5167 cciss_free_sg_chain_blocks(h->cmd_sg_list, h->nr_cmds);
13049537 5168 free_irq(h->intr[h->intr_mode], h);
6ae5ce8e 5169clean2:
f70dba83 5170 unregister_blkdev(h->major, h->devname);
6ae5ce8e 5171clean1:
f70dba83 5172 cciss_destroy_hba_sysfs_entry(h);
7fe06326 5173clean0:
2cfa948c
SC		 5174 pci_release_regions(pdev);
5175clean_no_release_regions:
f70dba83 5176 h->busy_initializing = 0;
9cef0d2f 5177
872225ca
MM		 5178 /*
5179 * Deliberately omit pci_disable_device(): it does something nasty to
5180 * Smart Array controllers that pci_enable_device does not undo
5181 */
799202cb 5182 pci_set_drvdata(pdev, NULL);
f70dba83 5183 free_hba(h);
e2019b58 5184 return -1;
1da177e4
LT		 5185}
5186
e9ca75b5 5187static void cciss_shutdown(struct pci_dev *pdev)
1da177e4 5188{
29009a03
SC		 5189 ctlr_info_t *h;
5190 char *flush_buf;
7c832835 5191 int return_code;
1da177e4 5192
29009a03
SC		 5193 h = pci_get_drvdata(pdev);
5194 flush_buf = kzalloc(4, GFP_KERNEL);
5195 if (!flush_buf) {
b2a4a43d 5196 dev_warn(&h->pdev->dev, "cache not flushed, out of memory.\n");
e9ca75b5 5197 return;
e9ca75b5 5198 }
29009a03
SC		 5199 /* write all data in the battery backed cache to disk */
5200 memset(flush_buf, 0, 4);
f70dba83 5201 return_code = sendcmd_withirq(h, CCISS_CACHE_FLUSH, flush_buf,
29009a03
SC		 5202 4, 0, CTLR_LUNID, TYPE_CMD);
5203 kfree(flush_buf);
5204 if (return_code != IO_OK)
b2a4a43d 5205 dev_warn(&h->pdev->dev, "Error flushing cache\n");
29009a03 5206 h->access.set_intr_mask(h, CCISS_INTR_OFF);
13049537 5207 free_irq(h->intr[h->intr_mode], h);
e9ca75b5
GB		 5208}
5209
13049537
JH		 5210static int __devinit cciss_enter_simple_mode(struct ctlr_info *h)
5211{
5212 u32 trans_support;
5213
5214 trans_support = readl(&(h->cfgtable->TransportSupport));
5215 if (!(trans_support & SIMPLE_MODE))
5216 return -ENOTSUPP;
5217
5218 h->max_commands = readl(&(h->cfgtable->CmdsOutMax));
5219 writel(CFGTBL_Trans_Simple, &(h->cfgtable->HostWrite.TransportRequest));
5220 writel(CFGTBL_ChangeReq, h->vaddr + SA5_DOORBELL);
5221 cciss_wait_for_mode_change_ack(h);
5222 print_cfg_table(h);
5223 if (!(readl(&(h->cfgtable->TransportActive)) & CFGTBL_Trans_Simple)) {
5224 dev_warn(&h->pdev->dev, "unable to get board into simple mode\n");
5225 return -ENODEV;
5226 }
5227 h->transMethod = CFGTBL_Trans_Simple;
5228 return 0;
5229}
5230
5231
e9ca75b5
GB		 5232static void __devexit cciss_remove_one(struct pci_dev *pdev)
5233{
f70dba83 5234 ctlr_info_t *h;
e9ca75b5
GB		 5235 int i, j;
5236
7c832835 5237 if (pci_get_drvdata(pdev) == NULL) {
b2a4a43d 5238 dev_err(&pdev->dev, "Unable to remove device\n");
1da177e4
LT		 5239 return;
5240 }
0a9279cc 5241
f70dba83
SC		 5242 h = pci_get_drvdata(pdev);
5243 i = h->ctlr;
7c832835 5244 if (hba[i] == NULL) {
b2a4a43d 5245 dev_err(&pdev->dev, "device appears to already be removed\n");
1da177e4
LT		 5246 return;
5247 }
b6550777 5248
f70dba83 5249 mutex_lock(&h->busy_shutting_down);
0a9279cc 5250
f70dba83
SC		 5251 remove_from_scan_list(h);
5252 remove_proc_entry(h->devname, proc_cciss);
5253 unregister_blkdev(h->major, h->devname);
b6550777
BH		 5254
5255 /* remove it from the disk list */
5256 for (j = 0; j < CISS_MAX_LUN; j++) {
f70dba83 5257 struct gendisk *disk = h->gendisk[j];
b6550777 5258 if (disk) {
165125e1 5259 struct request_queue *q = disk->queue;
b6550777 5260
097d0264 5261 if (disk->flags & GENHD_FL_UP) {
f70dba83 5262 cciss_destroy_ld_sysfs_entry(h, j, 1);
b6550777 5263 del_gendisk(disk);
097d0264 5264 }
b6550777
BH		 5265 if (q)
5266 blk_cleanup_queue(q);
5267 }
5268 }
5269
ba198efb 5270#ifdef CONFIG_CISS_SCSI_TAPE
f70dba83 5271 cciss_unregister_scsi(h); /* unhook from SCSI subsystem */
ba198efb 5272#endif
b6550777 5273
e9ca75b5 5274 cciss_shutdown(pdev);
fb86a35b
MM		 5275
5276#ifdef CONFIG_PCI_MSI
f70dba83
SC		 5277 if (h->msix_vector)
5278 pci_disable_msix(h->pdev);
5279 else if (h->msi_vector)
5280 pci_disable_msi(h->pdev);
7c832835 5281#endif /* CONFIG_PCI_MSI */
fb86a35b 5282
f70dba83
SC		 5283 iounmap(h->transtable);
5284 iounmap(h->cfgtable);
5285 iounmap(h->vaddr);
1da177e4 5286
54dae343 5287 cciss_free_cmd_pool(h);
5c07a311 5288 /* Free up sg elements */
f70dba83
SC		 5289 for (j = 0; j < h->nr_cmds; j++)
5290 kfree(h->scatter_list[j]);
5291 kfree(h->scatter_list);
5292 cciss_free_sg_chain_blocks(h->cmd_sg_list, h->nr_cmds);
e363e014
SC		 5293 kfree(h->blockFetchTable);
5294 if (h->reply_pool)
5295 pci_free_consistent(h->pdev, h->max_commands * sizeof(__u64),
5296 h->reply_pool, h->reply_pool_dhandle);
872225ca
MM		 5297 /*
5298 * Deliberately omit pci_disable_device(): it does something nasty to
5299 * Smart Array controllers that pci_enable_device does not undo
5300 */
7c832835 5301 pci_release_regions(pdev);
4e570309 5302 pci_set_drvdata(pdev, NULL);
f70dba83
SC		 5303 cciss_destroy_hba_sysfs_entry(h);
5304 mutex_unlock(&h->busy_shutting_down);
5305 free_hba(h);
7c832835 5306}
1da177e4
LT		 5307
5308static struct pci_driver cciss_pci_driver = {
7c832835
BH		 5309 .name = "cciss",
5310 .probe = cciss_init_one,
5311 .remove = __devexit_p(cciss_remove_one),
5312 .id_table = cciss_pci_device_id, /* id_table */
e9ca75b5 5313 .shutdown = cciss_shutdown,
1da177e4
LT		 5314};
5315
5316/*
5317 * This is it. Register the PCI driver information for the cards we control
7c832835 5318 * the OS will call our registered routines when it finds one of our cards.
1da177e4
LT		 5319 */
5320static int __init cciss_init(void)
5321{
7fe06326
AP		 5322 int err;
5323
10cbda97
JA		 5324 /*
5325 * The hardware requires that commands are aligned on a 64-bit
5326 * boundary. Given that we use pci_alloc_consistent() to allocate an
5327 * array of them, the size must be a multiple of 8 bytes.
5328 */
1b7d0d28 5329 BUILD_BUG_ON(sizeof(CommandList_struct) % COMMANDLIST_ALIGNMENT);
1da177e4
LT		 5330 printk(KERN_INFO DRIVER_NAME "\n");
5331
7fe06326
AP		 5332 err = bus_register(&cciss_bus_type);
5333 if (err)
5334 return err;
5335
b368c9dd
AP		 5336 /* Start the scan thread */
5337 cciss_scan_thread = kthread_run(scan_thread, NULL, "cciss_scan");
5338 if (IS_ERR(cciss_scan_thread)) {
5339 err = PTR_ERR(cciss_scan_thread);
5340 goto err_bus_unregister;
5341 }
5342
1da177e4 5343 /* Register for our PCI devices */
7fe06326
AP		 5344 err = pci_register_driver(&cciss_pci_driver);
5345 if (err)
b368c9dd 5346 goto err_thread_stop;
7fe06326 5347
617e1344 5348 return err;
7fe06326 5349
b368c9dd
AP		 5350err_thread_stop:
5351 kthread_stop(cciss_scan_thread);
5352err_bus_unregister:
7fe06326 5353 bus_unregister(&cciss_bus_type);
b368c9dd 5354
7fe06326 5355 return err;
1da177e4
LT		 5356}
5357
5358static void __exit cciss_cleanup(void)
5359{
5360 int i;
5361
5362 pci_unregister_driver(&cciss_pci_driver);
5363 /* double check that all controller entrys have been removed */
7c832835
BH		 5364 for (i = 0; i < MAX_CTLR; i++) {
5365 if (hba[i] != NULL) {
b2a4a43d
SC		 5366 dev_warn(&hba[i]->pdev->dev,
5367 "had to remove controller\n");
1da177e4
LT		 5368 cciss_remove_one(hba[i]->pdev);
5369 }
5370 }
b368c9dd 5371 kthread_stop(cciss_scan_thread);
90fdb0b9
JA		 5372 if (proc_cciss)
5373 remove_proc_entry("driver/cciss", NULL);
7fe06326 5374 bus_unregister(&cciss_bus_type);
1da177e4
LT		 5375}
5376
5377module_init(cciss_init);
5378module_exit(cciss_cleanup);
Linux 6.x block layer and io_uring tree(s)