Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* |
2 | * sata_sis.c - Silicon Integrated Systems SATA | |
3 | * | |
4 | * Maintained by: Uwe Koziolek | |
5 | * Please ALWAYS copy linux-ide@vger.kernel.org | |
6 | * on emails. | |
7 | * | |
8 | * Copyright 2004 Uwe Koziolek | |
9 | * | |
af36d7f0 JG |
10 | * |
11 | * This program is free software; you can redistribute it and/or modify | |
12 | * it under the terms of the GNU General Public License as published by | |
13 | * the Free Software Foundation; either version 2, or (at your option) | |
14 | * any later version. | |
15 | * | |
16 | * This program is distributed in the hope that it will be useful, | |
17 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
18 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
19 | * GNU General Public License for more details. | |
20 | * | |
21 | * You should have received a copy of the GNU General Public License | |
22 | * along with this program; see the file COPYING. If not, write to | |
23 | * the Free Software Foundation, 675 Mass Ave, Cambridge, MA 02139, USA. | |
24 | * | |
25 | * | |
26 | * libata documentation is available via 'make {ps|pdf}docs', | |
27 | * as Documentation/DocBook/libata.* | |
28 | * | |
29 | * Hardware documentation available under NDA. | |
1da177e4 LT |
30 | * |
31 | */ | |
32 | ||
1da177e4 LT |
33 | #include <linux/kernel.h> |
34 | #include <linux/module.h> | |
35 | #include <linux/pci.h> | |
36 | #include <linux/init.h> | |
37 | #include <linux/blkdev.h> | |
38 | #include <linux/delay.h> | |
39 | #include <linux/interrupt.h> | |
a9524a76 | 40 | #include <linux/device.h> |
1da177e4 LT |
41 | #include <scsi/scsi_host.h> |
42 | #include <linux/libata.h> | |
4bb64fb9 | 43 | #include "sis.h" |
1da177e4 LT |
44 | |
45 | #define DRV_NAME "sata_sis" | |
8bc3fc47 | 46 | #define DRV_VERSION "0.8" |
1da177e4 LT |
47 | |
48 | enum { | |
49 | sis_180 = 0, | |
50 | SIS_SCR_PCI_BAR = 5, | |
51 | ||
52 | /* PCI configuration registers */ | |
53 | SIS_GENCTL = 0x54, /* IDE General Control register */ | |
54 | SIS_SCR_BASE = 0xc0, /* sata0 phy SCR registers */ | |
f2c853bc AP |
55 | SIS180_SATA1_OFS = 0x10, /* offset from sata0->sata1 phy regs */ |
56 | SIS182_SATA1_OFS = 0x20, /* offset from sata0->sata1 phy regs */ | |
57 | SIS_PMR = 0x90, /* port mapping register */ | |
8add7885 | 58 | SIS_PMR_COMBINED = 0x30, |
1da177e4 LT |
59 | |
60 | /* random bits */ | |
61 | SIS_FLAG_CFGSCR = (1 << 30), /* host flag: SCRs via PCI cfg */ | |
62 | ||
63 | GENCTL_IOMAPPED_SCR = (1 << 26), /* if set, SCRs are in IO space */ | |
64 | }; | |
65 | ||
66 | static int sis_init_one (struct pci_dev *pdev, const struct pci_device_id *ent); | |
67 | static u32 sis_scr_read (struct ata_port *ap, unsigned int sc_reg); | |
68 | static void sis_scr_write (struct ata_port *ap, unsigned int sc_reg, u32 val); | |
69 | ||
3b7d697d | 70 | static const struct pci_device_id sis_pci_tbl[] = { |
3f3e7313 UK |
71 | { PCI_VDEVICE(SI, 0x0180), sis_180 }, /* SiS 964/180 */ |
72 | { PCI_VDEVICE(SI, 0x0181), sis_180 }, /* SiS 964/180 */ | |
73 | { PCI_VDEVICE(SI, 0x0182), sis_180 }, /* SiS 965/965L */ | |
74 | { PCI_VDEVICE(SI, 0x0183), sis_180 }, /* SiS 965/965L */ | |
a3cabb27 UK |
75 | { PCI_VDEVICE(SI, 0x1182), sis_180 }, /* SiS 966/680 */ |
76 | { PCI_VDEVICE(SI, 0x1183), sis_180 }, /* SiS 966/966L/968/680 */ | |
2d2744fc | 77 | |
1da177e4 LT |
78 | { } /* terminate list */ |
79 | }; | |
80 | ||
1da177e4 LT |
81 | static struct pci_driver sis_pci_driver = { |
82 | .name = DRV_NAME, | |
83 | .id_table = sis_pci_tbl, | |
84 | .probe = sis_init_one, | |
85 | .remove = ata_pci_remove_one, | |
86 | }; | |
87 | ||
193515d5 | 88 | static struct scsi_host_template sis_sht = { |
1da177e4 LT |
89 | .module = THIS_MODULE, |
90 | .name = DRV_NAME, | |
91 | .ioctl = ata_scsi_ioctl, | |
92 | .queuecommand = ata_scsi_queuecmd, | |
1da177e4 LT |
93 | .can_queue = ATA_DEF_QUEUE, |
94 | .this_id = ATA_SHT_THIS_ID, | |
95 | .sg_tablesize = ATA_MAX_PRD, | |
1da177e4 LT |
96 | .cmd_per_lun = ATA_SHT_CMD_PER_LUN, |
97 | .emulated = ATA_SHT_EMULATED, | |
98 | .use_clustering = ATA_SHT_USE_CLUSTERING, | |
99 | .proc_name = DRV_NAME, | |
100 | .dma_boundary = ATA_DMA_BOUNDARY, | |
101 | .slave_configure = ata_scsi_slave_config, | |
ccf68c34 | 102 | .slave_destroy = ata_scsi_slave_destroy, |
1da177e4 | 103 | .bios_param = ata_std_bios_param, |
1da177e4 LT |
104 | }; |
105 | ||
057ace5e | 106 | static const struct ata_port_operations sis_ops = { |
1da177e4 LT |
107 | .port_disable = ata_port_disable, |
108 | .tf_load = ata_tf_load, | |
109 | .tf_read = ata_tf_read, | |
110 | .check_status = ata_check_status, | |
111 | .exec_command = ata_exec_command, | |
112 | .dev_select = ata_std_dev_select, | |
1da177e4 LT |
113 | .bmdma_setup = ata_bmdma_setup, |
114 | .bmdma_start = ata_bmdma_start, | |
115 | .bmdma_stop = ata_bmdma_stop, | |
116 | .bmdma_status = ata_bmdma_status, | |
117 | .qc_prep = ata_qc_prep, | |
118 | .qc_issue = ata_qc_issue_prot, | |
0d5ff566 | 119 | .data_xfer = ata_data_xfer, |
d7a80dad TH |
120 | .freeze = ata_bmdma_freeze, |
121 | .thaw = ata_bmdma_thaw, | |
122 | .error_handler = ata_bmdma_error_handler, | |
123 | .post_internal_cmd = ata_bmdma_post_internal_cmd, | |
1da177e4 | 124 | .irq_clear = ata_bmdma_irq_clear, |
246ce3b6 AI |
125 | .irq_on = ata_irq_on, |
126 | .irq_ack = ata_irq_ack, | |
1da177e4 LT |
127 | .scr_read = sis_scr_read, |
128 | .scr_write = sis_scr_write, | |
129 | .port_start = ata_port_start, | |
1da177e4 LT |
130 | }; |
131 | ||
1626aeb8 | 132 | static const struct ata_port_info sis_port_info = { |
cca3974e | 133 | .flags = ATA_FLAG_SATA | ATA_FLAG_NO_LEGACY, |
1da177e4 LT |
134 | .pio_mask = 0x1f, |
135 | .mwdma_mask = 0x7, | |
136 | .udma_mask = 0x7f, | |
137 | .port_ops = &sis_ops, | |
138 | }; | |
139 | ||
1da177e4 LT |
140 | MODULE_AUTHOR("Uwe Koziolek"); |
141 | MODULE_DESCRIPTION("low-level driver for Silicon Integratad Systems SATA controller"); | |
142 | MODULE_LICENSE("GPL"); | |
143 | MODULE_DEVICE_TABLE(pci, sis_pci_tbl); | |
144 | MODULE_VERSION(DRV_VERSION); | |
145 | ||
9b14dec5 | 146 | static unsigned int get_scr_cfg_addr(struct ata_port *ap, unsigned int sc_reg) |
1da177e4 | 147 | { |
9b14dec5 | 148 | struct pci_dev *pdev = to_pci_dev(ap->host->dev); |
1da177e4 | 149 | unsigned int addr = SIS_SCR_BASE + (4 * sc_reg); |
9b14dec5 | 150 | u8 pmr; |
1da177e4 | 151 | |
9b14dec5 | 152 | if (ap->port_no) { |
3f3e7313 UK |
153 | switch (pdev->device) { |
154 | case 0x0180: | |
155 | case 0x0181: | |
9b14dec5 A |
156 | pci_read_config_byte(pdev, SIS_PMR, &pmr); |
157 | if ((pmr & SIS_PMR_COMBINED) == 0) | |
158 | addr += SIS180_SATA1_OFS; | |
3f3e7313 UK |
159 | break; |
160 | ||
161 | case 0x0182: | |
162 | case 0x0183: | |
163 | case 0x1182: | |
3f3e7313 UK |
164 | addr += SIS182_SATA1_OFS; |
165 | break; | |
166 | } | |
8add7885 | 167 | } |
1da177e4 LT |
168 | return addr; |
169 | } | |
170 | ||
171 | static u32 sis_scr_cfg_read (struct ata_port *ap, unsigned int sc_reg) | |
172 | { | |
cca3974e | 173 | struct pci_dev *pdev = to_pci_dev(ap->host->dev); |
9b14dec5 | 174 | unsigned int cfg_addr = get_scr_cfg_addr(ap, sc_reg); |
668e4bc7 | 175 | u32 val, val2 = 0; |
f2c853bc | 176 | u8 pmr; |
1da177e4 LT |
177 | |
178 | if (sc_reg == SCR_ERROR) /* doesn't exist in PCI cfg space */ | |
179 | return 0xffffffff; | |
f2c853bc AP |
180 | |
181 | pci_read_config_byte(pdev, SIS_PMR, &pmr); | |
8add7885 | 182 | |
1da177e4 | 183 | pci_read_config_dword(pdev, cfg_addr, &val); |
f2c853bc | 184 | |
a3cabb27 UK |
185 | if ((pdev->device == 0x0182) || (pdev->device == 0x0183) || |
186 | (pdev->device == 0x1182) || (pmr & SIS_PMR_COMBINED)) | |
f2c853bc AP |
187 | pci_read_config_dword(pdev, cfg_addr+0x10, &val2); |
188 | ||
4adccf6f | 189 | return (val|val2) & 0xfffffffb; /* avoid problems with powerdowned ports */ |
1da177e4 LT |
190 | } |
191 | ||
9b14dec5 | 192 | static void sis_scr_cfg_write (struct ata_port *ap, unsigned int sc_reg, u32 val) |
1da177e4 | 193 | { |
cca3974e | 194 | struct pci_dev *pdev = to_pci_dev(ap->host->dev); |
9b14dec5 | 195 | unsigned int cfg_addr = get_scr_cfg_addr(ap, sc_reg); |
f2c853bc | 196 | u8 pmr; |
1da177e4 | 197 | |
9b14dec5 | 198 | if (sc_reg == SCR_ERROR) /* doesn't exist in PCI cfg space */ |
1da177e4 | 199 | return; |
f2c853bc AP |
200 | |
201 | pci_read_config_byte(pdev, SIS_PMR, &pmr); | |
8add7885 | 202 | |
1da177e4 | 203 | pci_write_config_dword(pdev, cfg_addr, val); |
f2c853bc | 204 | |
a3cabb27 UK |
205 | if ((pdev->device == 0x0182) || (pdev->device == 0x0183) || |
206 | (pdev->device == 0x1182) || (pmr & SIS_PMR_COMBINED)) | |
f2c853bc | 207 | pci_write_config_dword(pdev, cfg_addr+0x10, val); |
1da177e4 LT |
208 | } |
209 | ||
210 | static u32 sis_scr_read (struct ata_port *ap, unsigned int sc_reg) | |
211 | { | |
cca3974e | 212 | struct pci_dev *pdev = to_pci_dev(ap->host->dev); |
8add7885 | 213 | u32 val, val2 = 0; |
f2c853bc AP |
214 | u8 pmr; |
215 | ||
1da177e4 LT |
216 | if (sc_reg > SCR_CONTROL) |
217 | return 0xffffffffU; | |
218 | ||
219 | if (ap->flags & SIS_FLAG_CFGSCR) | |
220 | return sis_scr_cfg_read(ap, sc_reg); | |
f2c853bc AP |
221 | |
222 | pci_read_config_byte(pdev, SIS_PMR, &pmr); | |
223 | ||
0d5ff566 | 224 | val = ioread32(ap->ioaddr.scr_addr + (sc_reg * 4)); |
f2c853bc | 225 | |
a3cabb27 UK |
226 | if ((pdev->device == 0x0182) || (pdev->device == 0x0183) || |
227 | (pdev->device == 0x1182) || (pmr & SIS_PMR_COMBINED)) | |
0d5ff566 | 228 | val2 = ioread32(ap->ioaddr.scr_addr + (sc_reg * 4) + 0x10); |
f2c853bc | 229 | |
4adccf6f | 230 | return (val | val2) & 0xfffffffb; |
1da177e4 LT |
231 | } |
232 | ||
233 | static void sis_scr_write (struct ata_port *ap, unsigned int sc_reg, u32 val) | |
234 | { | |
cca3974e | 235 | struct pci_dev *pdev = to_pci_dev(ap->host->dev); |
f2c853bc AP |
236 | u8 pmr; |
237 | ||
1da177e4 LT |
238 | if (sc_reg > SCR_CONTROL) |
239 | return; | |
240 | ||
f2c853bc | 241 | pci_read_config_byte(pdev, SIS_PMR, &pmr); |
8add7885 | 242 | |
1da177e4 LT |
243 | if (ap->flags & SIS_FLAG_CFGSCR) |
244 | sis_scr_cfg_write(ap, sc_reg, val); | |
f2c853bc | 245 | else { |
0d5ff566 | 246 | iowrite32(val, ap->ioaddr.scr_addr + (sc_reg * 4)); |
a3cabb27 UK |
247 | if ((pdev->device == 0x0182) || (pdev->device == 0x0183) || |
248 | (pdev->device == 0x1182) || (pmr & SIS_PMR_COMBINED)) | |
0d5ff566 | 249 | iowrite32(val, ap->ioaddr.scr_addr + (sc_reg * 4)+0x10); |
f2c853bc | 250 | } |
1da177e4 LT |
251 | } |
252 | ||
1da177e4 LT |
253 | static int sis_init_one (struct pci_dev *pdev, const struct pci_device_id *ent) |
254 | { | |
a9524a76 | 255 | static int printed_version; |
9a829ccf | 256 | struct ata_port_info pi = sis_port_info; |
ddfc87a0 | 257 | const struct ata_port_info *ppi[] = { &pi, &pi }; |
9a829ccf | 258 | struct ata_host *host; |
4adccf6f | 259 | u32 genctl, val; |
f2c853bc | 260 | u8 pmr; |
3f3e7313 | 261 | u8 port2_start = 0x20; |
9a829ccf | 262 | int rc; |
1da177e4 | 263 | |
a9524a76 JG |
264 | if (!printed_version++) |
265 | dev_printk(KERN_INFO, &pdev->dev, "version " DRV_VERSION "\n"); | |
266 | ||
24dc5f33 | 267 | rc = pcim_enable_device(pdev); |
1da177e4 LT |
268 | if (rc) |
269 | return rc; | |
270 | ||
1da177e4 LT |
271 | /* check and see if the SCRs are in IO space or PCI cfg space */ |
272 | pci_read_config_dword(pdev, SIS_GENCTL, &genctl); | |
273 | if ((genctl & GENCTL_IOMAPPED_SCR) == 0) | |
cf0e812f | 274 | pi.flags |= SIS_FLAG_CFGSCR; |
8a60a071 | 275 | |
1da177e4 LT |
276 | /* if hardware thinks SCRs are in IO space, but there are |
277 | * no IO resources assigned, change to PCI cfg space. | |
278 | */ | |
cf0e812f | 279 | if ((!(pi.flags & SIS_FLAG_CFGSCR)) && |
1da177e4 LT |
280 | ((pci_resource_start(pdev, SIS_SCR_PCI_BAR) == 0) || |
281 | (pci_resource_len(pdev, SIS_SCR_PCI_BAR) < 128))) { | |
282 | genctl &= ~GENCTL_IOMAPPED_SCR; | |
283 | pci_write_config_dword(pdev, SIS_GENCTL, genctl); | |
cf0e812f | 284 | pi.flags |= SIS_FLAG_CFGSCR; |
1da177e4 LT |
285 | } |
286 | ||
f2c853bc | 287 | pci_read_config_byte(pdev, SIS_PMR, &pmr); |
3f3e7313 UK |
288 | switch (ent->device) { |
289 | case 0x0180: | |
290 | case 0x0181: | |
9b14dec5 A |
291 | |
292 | /* The PATA-handling is provided by pata_sis */ | |
293 | switch (pmr & 0x30) { | |
294 | case 0x10: | |
a3cabb27 | 295 | ppi[1] = &sis_info133_for_sata; |
9b14dec5 | 296 | break; |
a84471fe | 297 | |
9b14dec5 | 298 | case 0x30: |
a3cabb27 | 299 | ppi[0] = &sis_info133_for_sata; |
9b14dec5 A |
300 | break; |
301 | } | |
f2c853bc | 302 | if ((pmr & SIS_PMR_COMBINED) == 0) { |
a9524a76 | 303 | dev_printk(KERN_INFO, &pdev->dev, |
4adccf6f | 304 | "Detected SiS 180/181/964 chipset in SATA mode\n"); |
39eb936c | 305 | port2_start = 64; |
3f3e7313 | 306 | } else { |
a9524a76 JG |
307 | dev_printk(KERN_INFO, &pdev->dev, |
308 | "Detected SiS 180/181 chipset in combined mode\n"); | |
f2c853bc | 309 | port2_start=0; |
4adccf6f | 310 | pi.flags |= ATA_FLAG_SLAVE_POSS; |
f2c853bc | 311 | } |
3f3e7313 | 312 | break; |
f20b16ff | 313 | |
3f3e7313 UK |
314 | case 0x0182: |
315 | case 0x0183: | |
4adccf6f UK |
316 | pci_read_config_dword ( pdev, 0x6C, &val); |
317 | if (val & (1L << 31)) { | |
318 | dev_printk(KERN_INFO, &pdev->dev, "Detected SiS 182/965 chipset\n"); | |
319 | pi.flags |= ATA_FLAG_SLAVE_POSS; | |
3f3e7313 | 320 | } else { |
4adccf6f | 321 | dev_printk(KERN_INFO, &pdev->dev, "Detected SiS 182/965L chipset\n"); |
3f3e7313 UK |
322 | } |
323 | break; | |
324 | ||
325 | case 0x1182: | |
a3cabb27 UK |
326 | dev_printk(KERN_INFO, &pdev->dev, "Detected SiS 1182/966/680 SATA controller\n"); |
327 | pi.flags |= ATA_FLAG_SLAVE_POSS; | |
328 | break; | |
329 | ||
3f3e7313 | 330 | case 0x1183: |
a3cabb27 UK |
331 | dev_printk(KERN_INFO, &pdev->dev, "Detected SiS 1183/966/966L/968/680 controller in PATA mode\n"); |
332 | ppi[0] = &sis_info133_for_sata; | |
333 | ppi[1] = &sis_info133_for_sata; | |
3f3e7313 | 334 | break; |
f2c853bc AP |
335 | } |
336 | ||
1626aeb8 | 337 | rc = ata_pci_prepare_native_host(pdev, ppi, &host); |
9a829ccf TH |
338 | if (rc) |
339 | return rc; | |
cf0e812f | 340 | |
9a829ccf | 341 | if (!(pi.flags & SIS_FLAG_CFGSCR)) { |
edceec3d | 342 | void __iomem *mmio; |
0d5ff566 | 343 | |
9a829ccf TH |
344 | rc = pcim_iomap_regions(pdev, 1 << SIS_SCR_PCI_BAR, DRV_NAME); |
345 | if (rc) | |
346 | return rc; | |
347 | mmio = host->iomap[SIS_SCR_PCI_BAR]; | |
0d5ff566 | 348 | |
9a829ccf TH |
349 | host->ports[0]->ioaddr.scr_addr = mmio; |
350 | host->ports[1]->ioaddr.scr_addr = mmio + port2_start; | |
1da177e4 LT |
351 | } |
352 | ||
353 | pci_set_master(pdev); | |
a04ce0ff | 354 | pci_intx(pdev, 1); |
9a829ccf TH |
355 | return ata_host_activate(host, pdev->irq, ata_interrupt, IRQF_SHARED, |
356 | &sis_sht); | |
1da177e4 LT |
357 | } |
358 | ||
359 | static int __init sis_init(void) | |
360 | { | |
b7887196 | 361 | return pci_register_driver(&sis_pci_driver); |
1da177e4 LT |
362 | } |
363 | ||
364 | static void __exit sis_exit(void) | |
365 | { | |
366 | pci_unregister_driver(&sis_pci_driver); | |
367 | } | |
368 | ||
369 | module_init(sis_init); | |
370 | module_exit(sis_exit); |