Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* |
2 | * sata_sil.c - Silicon Image SATA | |
3 | * | |
4 | * Maintained by: Jeff Garzik <jgarzik@pobox.com> | |
5 | * Please ALWAYS copy linux-ide@vger.kernel.org | |
6 | * on emails. | |
7 | * | |
af36d7f0 | 8 | * Copyright 2003-2005 Red Hat, Inc. |
1da177e4 LT |
9 | * Copyright 2003 Benjamin Herrenschmidt |
10 | * | |
af36d7f0 JG |
11 | * |
12 | * This program is free software; you can redistribute it and/or modify | |
13 | * it under the terms of the GNU General Public License as published by | |
14 | * the Free Software Foundation; either version 2, or (at your option) | |
15 | * any later version. | |
16 | * | |
17 | * This program is distributed in the hope that it will be useful, | |
18 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
19 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
20 | * GNU General Public License for more details. | |
21 | * | |
22 | * You should have received a copy of the GNU General Public License | |
23 | * along with this program; see the file COPYING. If not, write to | |
24 | * the Free Software Foundation, 675 Mass Ave, Cambridge, MA 02139, USA. | |
25 | * | |
26 | * | |
27 | * libata documentation is available via 'make {ps|pdf}docs', | |
28 | * as Documentation/DocBook/libata.* | |
1da177e4 | 29 | * |
953d1137 JG |
30 | * Documentation for SiI 3112: |
31 | * http://gkernel.sourceforge.net/specs/sii/3112A_SiI-DS-0095-B2.pdf.bz2 | |
32 | * | |
33 | * Other errata and documentation available under NDA. | |
34 | * | |
1da177e4 LT |
35 | */ |
36 | ||
37 | #include <linux/kernel.h> | |
38 | #include <linux/module.h> | |
39 | #include <linux/pci.h> | |
40 | #include <linux/init.h> | |
41 | #include <linux/blkdev.h> | |
42 | #include <linux/delay.h> | |
43 | #include <linux/interrupt.h> | |
a9524a76 | 44 | #include <linux/device.h> |
1da177e4 LT |
45 | #include <scsi/scsi_host.h> |
46 | #include <linux/libata.h> | |
47 | ||
48 | #define DRV_NAME "sata_sil" | |
2a3103ce | 49 | #define DRV_VERSION "2.3" |
1da177e4 LT |
50 | |
51 | enum { | |
0d5ff566 TH |
52 | SIL_MMIO_BAR = 5, |
53 | ||
e653a1e6 TH |
54 | /* |
55 | * host flags | |
56 | */ | |
201ce859 | 57 | SIL_FLAG_NO_SATA_IRQ = (1 << 28), |
e4e10e3e | 58 | SIL_FLAG_RERR_ON_DMA_ACT = (1 << 29), |
e4deec63 | 59 | SIL_FLAG_MOD15WRITE = (1 << 30), |
20888d83 | 60 | |
cca3974e | 61 | SIL_DFL_PORT_FLAGS = ATA_FLAG_SATA | ATA_FLAG_NO_LEGACY | |
0c88758b TH |
62 | ATA_FLAG_MMIO, |
63 | SIL_DFL_LINK_FLAGS = ATA_LFLAG_HRST_TO_RESUME, | |
e4deec63 | 64 | |
e653a1e6 TH |
65 | /* |
66 | * Controller IDs | |
67 | */ | |
1da177e4 | 68 | sil_3112 = 0, |
201ce859 TH |
69 | sil_3112_no_sata_irq = 1, |
70 | sil_3512 = 2, | |
71 | sil_3114 = 3, | |
1da177e4 | 72 | |
e653a1e6 TH |
73 | /* |
74 | * Register offsets | |
75 | */ | |
1da177e4 | 76 | SIL_SYSCFG = 0x48, |
e653a1e6 TH |
77 | |
78 | /* | |
79 | * Register bits | |
80 | */ | |
81 | /* SYSCFG */ | |
1da177e4 LT |
82 | SIL_MASK_IDE0_INT = (1 << 22), |
83 | SIL_MASK_IDE1_INT = (1 << 23), | |
84 | SIL_MASK_IDE2_INT = (1 << 24), | |
85 | SIL_MASK_IDE3_INT = (1 << 25), | |
86 | SIL_MASK_2PORT = SIL_MASK_IDE0_INT | SIL_MASK_IDE1_INT, | |
87 | SIL_MASK_4PORT = SIL_MASK_2PORT | | |
88 | SIL_MASK_IDE2_INT | SIL_MASK_IDE3_INT, | |
89 | ||
e653a1e6 | 90 | /* BMDMA/BMDMA2 */ |
1da177e4 | 91 | SIL_INTR_STEERING = (1 << 1), |
e653a1e6 | 92 | |
20888d83 TH |
93 | SIL_DMA_ENABLE = (1 << 0), /* DMA run switch */ |
94 | SIL_DMA_RDWR = (1 << 3), /* DMA Rd-Wr */ | |
95 | SIL_DMA_SATA_IRQ = (1 << 4), /* OR of all SATA IRQs */ | |
96 | SIL_DMA_ACTIVE = (1 << 16), /* DMA running */ | |
97 | SIL_DMA_ERROR = (1 << 17), /* PCI bus error */ | |
98 | SIL_DMA_COMPLETE = (1 << 18), /* cmd complete / IRQ pending */ | |
99 | SIL_DMA_N_SATA_IRQ = (1 << 6), /* SATA_IRQ for the next channel */ | |
100 | SIL_DMA_N_ACTIVE = (1 << 24), /* ACTIVE for the next channel */ | |
101 | SIL_DMA_N_ERROR = (1 << 25), /* ERROR for the next channel */ | |
102 | SIL_DMA_N_COMPLETE = (1 << 26), /* COMPLETE for the next channel */ | |
103 | ||
104 | /* SIEN */ | |
105 | SIL_SIEN_N = (1 << 16), /* triggered by SError.N */ | |
106 | ||
e653a1e6 TH |
107 | /* |
108 | * Others | |
109 | */ | |
1da177e4 LT |
110 | SIL_QUIRK_MOD15WRITE = (1 << 0), |
111 | SIL_QUIRK_UDMA5MAX = (1 << 1), | |
112 | }; | |
113 | ||
5796d1c4 | 114 | static int sil_init_one(struct pci_dev *pdev, const struct pci_device_id *ent); |
281d426c | 115 | #ifdef CONFIG_PM |
afb5a7cb | 116 | static int sil_pci_device_resume(struct pci_dev *pdev); |
281d426c | 117 | #endif |
cd0d3bbc | 118 | static void sil_dev_config(struct ata_device *dev); |
da3dbb17 TH |
119 | static int sil_scr_read(struct ata_port *ap, unsigned int sc_reg, u32 *val); |
120 | static int sil_scr_write(struct ata_port *ap, unsigned int sc_reg, u32 val); | |
0260731f | 121 | static int sil_set_mode(struct ata_link *link, struct ata_device **r_failed); |
f6aae27e TH |
122 | static void sil_freeze(struct ata_port *ap); |
123 | static void sil_thaw(struct ata_port *ap); | |
1da177e4 | 124 | |
374b1873 | 125 | |
3b7d697d | 126 | static const struct pci_device_id sil_pci_tbl[] = { |
54bb3a94 JG |
127 | { PCI_VDEVICE(CMD, 0x3112), sil_3112 }, |
128 | { PCI_VDEVICE(CMD, 0x0240), sil_3112 }, | |
129 | { PCI_VDEVICE(CMD, 0x3512), sil_3512 }, | |
130 | { PCI_VDEVICE(CMD, 0x3114), sil_3114 }, | |
131 | { PCI_VDEVICE(ATI, 0x436e), sil_3112 }, | |
132 | { PCI_VDEVICE(ATI, 0x4379), sil_3112_no_sata_irq }, | |
133 | { PCI_VDEVICE(ATI, 0x437a), sil_3112_no_sata_irq }, | |
134 | ||
1da177e4 LT |
135 | { } /* terminate list */ |
136 | }; | |
137 | ||
138 | ||
139 | /* TODO firmware versions should be added - eric */ | |
140 | static const struct sil_drivelist { | |
5796d1c4 | 141 | const char *product; |
1da177e4 LT |
142 | unsigned int quirk; |
143 | } sil_blacklist [] = { | |
144 | { "ST320012AS", SIL_QUIRK_MOD15WRITE }, | |
145 | { "ST330013AS", SIL_QUIRK_MOD15WRITE }, | |
146 | { "ST340017AS", SIL_QUIRK_MOD15WRITE }, | |
147 | { "ST360015AS", SIL_QUIRK_MOD15WRITE }, | |
1da177e4 LT |
148 | { "ST380023AS", SIL_QUIRK_MOD15WRITE }, |
149 | { "ST3120023AS", SIL_QUIRK_MOD15WRITE }, | |
1da177e4 LT |
150 | { "ST340014ASL", SIL_QUIRK_MOD15WRITE }, |
151 | { "ST360014ASL", SIL_QUIRK_MOD15WRITE }, | |
152 | { "ST380011ASL", SIL_QUIRK_MOD15WRITE }, | |
153 | { "ST3120022ASL", SIL_QUIRK_MOD15WRITE }, | |
154 | { "ST3160021ASL", SIL_QUIRK_MOD15WRITE }, | |
155 | { "Maxtor 4D060H3", SIL_QUIRK_UDMA5MAX }, | |
156 | { } | |
157 | }; | |
158 | ||
159 | static struct pci_driver sil_pci_driver = { | |
160 | .name = DRV_NAME, | |
161 | .id_table = sil_pci_tbl, | |
162 | .probe = sil_init_one, | |
163 | .remove = ata_pci_remove_one, | |
281d426c | 164 | #ifdef CONFIG_PM |
afb5a7cb TH |
165 | .suspend = ata_pci_device_suspend, |
166 | .resume = sil_pci_device_resume, | |
281d426c | 167 | #endif |
1da177e4 LT |
168 | }; |
169 | ||
193515d5 | 170 | static struct scsi_host_template sil_sht = { |
1da177e4 LT |
171 | .module = THIS_MODULE, |
172 | .name = DRV_NAME, | |
173 | .ioctl = ata_scsi_ioctl, | |
174 | .queuecommand = ata_scsi_queuecmd, | |
1da177e4 LT |
175 | .can_queue = ATA_DEF_QUEUE, |
176 | .this_id = ATA_SHT_THIS_ID, | |
177 | .sg_tablesize = LIBATA_MAX_PRD, | |
1da177e4 LT |
178 | .cmd_per_lun = ATA_SHT_CMD_PER_LUN, |
179 | .emulated = ATA_SHT_EMULATED, | |
180 | .use_clustering = ATA_SHT_USE_CLUSTERING, | |
181 | .proc_name = DRV_NAME, | |
182 | .dma_boundary = ATA_DMA_BOUNDARY, | |
183 | .slave_configure = ata_scsi_slave_config, | |
ccf68c34 | 184 | .slave_destroy = ata_scsi_slave_destroy, |
1da177e4 | 185 | .bios_param = ata_std_bios_param, |
1da177e4 LT |
186 | }; |
187 | ||
057ace5e | 188 | static const struct ata_port_operations sil_ops = { |
1da177e4 LT |
189 | .dev_config = sil_dev_config, |
190 | .tf_load = ata_tf_load, | |
191 | .tf_read = ata_tf_read, | |
192 | .check_status = ata_check_status, | |
193 | .exec_command = ata_exec_command, | |
194 | .dev_select = ata_std_dev_select, | |
9d2c7c75 | 195 | .set_mode = sil_set_mode, |
1da177e4 LT |
196 | .bmdma_setup = ata_bmdma_setup, |
197 | .bmdma_start = ata_bmdma_start, | |
198 | .bmdma_stop = ata_bmdma_stop, | |
199 | .bmdma_status = ata_bmdma_status, | |
200 | .qc_prep = ata_qc_prep, | |
201 | .qc_issue = ata_qc_issue_prot, | |
0d5ff566 | 202 | .data_xfer = ata_data_xfer, |
f6aae27e TH |
203 | .freeze = sil_freeze, |
204 | .thaw = sil_thaw, | |
205 | .error_handler = ata_bmdma_error_handler, | |
206 | .post_internal_cmd = ata_bmdma_post_internal_cmd, | |
1da177e4 | 207 | .irq_clear = ata_bmdma_irq_clear, |
246ce3b6 | 208 | .irq_on = ata_irq_on, |
1da177e4 LT |
209 | .scr_read = sil_scr_read, |
210 | .scr_write = sil_scr_write, | |
211 | .port_start = ata_port_start, | |
1da177e4 LT |
212 | }; |
213 | ||
98ac62de | 214 | static const struct ata_port_info sil_port_info[] = { |
1da177e4 | 215 | /* sil_3112 */ |
e4deec63 | 216 | { |
cca3974e | 217 | .flags = SIL_DFL_PORT_FLAGS | SIL_FLAG_MOD15WRITE, |
0c88758b | 218 | .link_flags = SIL_DFL_LINK_FLAGS, |
e4deec63 TH |
219 | .pio_mask = 0x1f, /* pio0-4 */ |
220 | .mwdma_mask = 0x07, /* mwdma0-2 */ | |
bf6263a8 | 221 | .udma_mask = ATA_UDMA5, |
e4deec63 | 222 | .port_ops = &sil_ops, |
0ee304d5 | 223 | }, |
201ce859 TH |
224 | /* sil_3112_no_sata_irq */ |
225 | { | |
cca3974e | 226 | .flags = SIL_DFL_PORT_FLAGS | SIL_FLAG_MOD15WRITE | |
201ce859 | 227 | SIL_FLAG_NO_SATA_IRQ, |
0c88758b | 228 | .link_flags = SIL_DFL_LINK_FLAGS, |
201ce859 TH |
229 | .pio_mask = 0x1f, /* pio0-4 */ |
230 | .mwdma_mask = 0x07, /* mwdma0-2 */ | |
bf6263a8 | 231 | .udma_mask = ATA_UDMA5, |
201ce859 TH |
232 | .port_ops = &sil_ops, |
233 | }, | |
0ee304d5 | 234 | /* sil_3512 */ |
1da177e4 | 235 | { |
cca3974e | 236 | .flags = SIL_DFL_PORT_FLAGS | SIL_FLAG_RERR_ON_DMA_ACT, |
0c88758b | 237 | .link_flags = SIL_DFL_LINK_FLAGS, |
0ee304d5 TH |
238 | .pio_mask = 0x1f, /* pio0-4 */ |
239 | .mwdma_mask = 0x07, /* mwdma0-2 */ | |
bf6263a8 | 240 | .udma_mask = ATA_UDMA5, |
0ee304d5 TH |
241 | .port_ops = &sil_ops, |
242 | }, | |
243 | /* sil_3114 */ | |
1da177e4 | 244 | { |
cca3974e | 245 | .flags = SIL_DFL_PORT_FLAGS | SIL_FLAG_RERR_ON_DMA_ACT, |
0c88758b | 246 | .link_flags = SIL_DFL_LINK_FLAGS, |
1da177e4 LT |
247 | .pio_mask = 0x1f, /* pio0-4 */ |
248 | .mwdma_mask = 0x07, /* mwdma0-2 */ | |
bf6263a8 | 249 | .udma_mask = ATA_UDMA5, |
1da177e4 LT |
250 | .port_ops = &sil_ops, |
251 | }, | |
252 | }; | |
253 | ||
254 | /* per-port register offsets */ | |
255 | /* TODO: we can probably calculate rather than use a table */ | |
256 | static const struct { | |
257 | unsigned long tf; /* ATA taskfile register block */ | |
258 | unsigned long ctl; /* ATA control/altstatus register block */ | |
259 | unsigned long bmdma; /* DMA register block */ | |
20888d83 | 260 | unsigned long bmdma2; /* DMA register block #2 */ |
48d4ef2a | 261 | unsigned long fifo_cfg; /* FIFO Valid Byte Count and Control */ |
1da177e4 LT |
262 | unsigned long scr; /* SATA control register block */ |
263 | unsigned long sien; /* SATA Interrupt Enable register */ | |
264 | unsigned long xfer_mode;/* data transfer mode register */ | |
e4e10e3e | 265 | unsigned long sfis_cfg; /* SATA FIS reception config register */ |
1da177e4 LT |
266 | } sil_port[] = { |
267 | /* port 0 ... */ | |
5bcd7a00 JG |
268 | /* tf ctl bmdma bmdma2 fifo scr sien mode sfis */ |
269 | { 0x80, 0x8A, 0x0, 0x10, 0x40, 0x100, 0x148, 0xb4, 0x14c }, | |
270 | { 0xC0, 0xCA, 0x8, 0x18, 0x44, 0x180, 0x1c8, 0xf4, 0x1cc }, | |
20888d83 TH |
271 | { 0x280, 0x28A, 0x200, 0x210, 0x240, 0x300, 0x348, 0x2b4, 0x34c }, |
272 | { 0x2C0, 0x2CA, 0x208, 0x218, 0x244, 0x380, 0x3c8, 0x2f4, 0x3cc }, | |
1da177e4 LT |
273 | /* ... port 3 */ |
274 | }; | |
275 | ||
276 | MODULE_AUTHOR("Jeff Garzik"); | |
277 | MODULE_DESCRIPTION("low-level driver for Silicon Image SATA controller"); | |
278 | MODULE_LICENSE("GPL"); | |
279 | MODULE_DEVICE_TABLE(pci, sil_pci_tbl); | |
280 | MODULE_VERSION(DRV_VERSION); | |
281 | ||
5796d1c4 | 282 | static int slow_down; |
51e9f2ff JG |
283 | module_param(slow_down, int, 0444); |
284 | MODULE_PARM_DESC(slow_down, "Sledgehammer used to work around random problems, by limiting commands to 15 sectors (0=off, 1=on)"); | |
285 | ||
374b1873 | 286 | |
1da177e4 LT |
287 | static unsigned char sil_get_device_cache_line(struct pci_dev *pdev) |
288 | { | |
289 | u8 cache_line = 0; | |
290 | pci_read_config_byte(pdev, PCI_CACHE_LINE_SIZE, &cache_line); | |
291 | return cache_line; | |
292 | } | |
293 | ||
9d2c7c75 AC |
294 | /** |
295 | * sil_set_mode - wrap set_mode functions | |
0260731f | 296 | * @link: link to set up |
9d2c7c75 AC |
297 | * @r_failed: returned device when we fail |
298 | * | |
299 | * Wrap the libata method for device setup as after the setup we need | |
300 | * to inspect the results and do some configuration work | |
301 | */ | |
302 | ||
0260731f | 303 | static int sil_set_mode(struct ata_link *link, struct ata_device **r_failed) |
1da177e4 | 304 | { |
0260731f TH |
305 | struct ata_port *ap = link->ap; |
306 | void __iomem *mmio_base = ap->host->iomap[SIL_MMIO_BAR]; | |
0d5ff566 | 307 | void __iomem *addr = mmio_base + sil_port[ap->port_no].xfer_mode; |
0260731f | 308 | struct ata_device *dev; |
f58229f8 | 309 | u32 tmp, dev_mode[2] = { }; |
9d2c7c75 | 310 | int rc; |
a617c09f | 311 | |
0260731f | 312 | rc = ata_do_set_mode(link, r_failed); |
9d2c7c75 AC |
313 | if (rc) |
314 | return rc; | |
1da177e4 | 315 | |
0260731f | 316 | ata_link_for_each_dev(dev, link) { |
e1211e3f | 317 | if (!ata_dev_enabled(dev)) |
f58229f8 | 318 | dev_mode[dev->devno] = 0; /* PIO0/1/2 */ |
1da177e4 | 319 | else if (dev->flags & ATA_DFLAG_PIO) |
f58229f8 | 320 | dev_mode[dev->devno] = 1; /* PIO3/4 */ |
1da177e4 | 321 | else |
f58229f8 | 322 | dev_mode[dev->devno] = 3; /* UDMA */ |
1da177e4 LT |
323 | /* value 2 indicates MDMA */ |
324 | } | |
325 | ||
326 | tmp = readl(addr); | |
327 | tmp &= ~((1<<5) | (1<<4) | (1<<1) | (1<<0)); | |
328 | tmp |= dev_mode[0]; | |
329 | tmp |= (dev_mode[1] << 4); | |
330 | writel(tmp, addr); | |
331 | readl(addr); /* flush */ | |
9d2c7c75 | 332 | return 0; |
1da177e4 LT |
333 | } |
334 | ||
5796d1c4 JG |
335 | static inline void __iomem *sil_scr_addr(struct ata_port *ap, |
336 | unsigned int sc_reg) | |
1da177e4 | 337 | { |
0d5ff566 | 338 | void __iomem *offset = ap->ioaddr.scr_addr; |
1da177e4 LT |
339 | |
340 | switch (sc_reg) { | |
341 | case SCR_STATUS: | |
342 | return offset + 4; | |
343 | case SCR_ERROR: | |
344 | return offset + 8; | |
345 | case SCR_CONTROL: | |
346 | return offset; | |
347 | default: | |
348 | /* do nothing */ | |
349 | break; | |
350 | } | |
351 | ||
8d9db2d2 | 352 | return NULL; |
1da177e4 LT |
353 | } |
354 | ||
da3dbb17 | 355 | static int sil_scr_read(struct ata_port *ap, unsigned int sc_reg, u32 *val) |
1da177e4 | 356 | { |
0d5ff566 | 357 | void __iomem *mmio = sil_scr_addr(ap, sc_reg); |
da3dbb17 TH |
358 | |
359 | if (mmio) { | |
360 | *val = readl(mmio); | |
361 | return 0; | |
362 | } | |
363 | return -EINVAL; | |
1da177e4 LT |
364 | } |
365 | ||
da3dbb17 | 366 | static int sil_scr_write(struct ata_port *ap, unsigned int sc_reg, u32 val) |
1da177e4 | 367 | { |
0d5ff566 | 368 | void __iomem *mmio = sil_scr_addr(ap, sc_reg); |
da3dbb17 TH |
369 | |
370 | if (mmio) { | |
1da177e4 | 371 | writel(val, mmio); |
da3dbb17 TH |
372 | return 0; |
373 | } | |
374 | return -EINVAL; | |
1da177e4 LT |
375 | } |
376 | ||
cbe88fbc TH |
377 | static void sil_host_intr(struct ata_port *ap, u32 bmdma2) |
378 | { | |
9af5c9c9 TH |
379 | struct ata_eh_info *ehi = &ap->link.eh_info; |
380 | struct ata_queued_cmd *qc = ata_qc_from_tag(ap, ap->link.active_tag); | |
cbe88fbc TH |
381 | u8 status; |
382 | ||
e573890b | 383 | if (unlikely(bmdma2 & SIL_DMA_SATA_IRQ)) { |
d4c85325 TH |
384 | u32 serror; |
385 | ||
386 | /* SIEN doesn't mask SATA IRQs on some 3112s. Those | |
387 | * controllers continue to assert IRQ as long as | |
388 | * SError bits are pending. Clear SError immediately. | |
389 | */ | |
da3dbb17 | 390 | sil_scr_read(ap, SCR_ERROR, &serror); |
d4c85325 TH |
391 | sil_scr_write(ap, SCR_ERROR, serror); |
392 | ||
8cf32ac6 TH |
393 | /* Sometimes spurious interrupts occur, double check |
394 | * it's PHYRDY CHG. | |
d4c85325 | 395 | */ |
8cf32ac6 | 396 | if (serror & SERR_PHYRDY_CHG) { |
f7fe7ad4 | 397 | ap->link.eh_info.serror |= serror; |
8cf32ac6 | 398 | goto freeze; |
d4c85325 TH |
399 | } |
400 | ||
8cf32ac6 TH |
401 | if (!(bmdma2 & SIL_DMA_COMPLETE)) |
402 | return; | |
e573890b TH |
403 | } |
404 | ||
8cf32ac6 | 405 | if (unlikely(!qc || (qc->tf.flags & ATA_TFLAG_POLLING))) { |
e2f8fb72 TH |
406 | /* this sometimes happens, just clear IRQ */ |
407 | ata_chk_status(ap); | |
408 | return; | |
409 | } | |
410 | ||
cbe88fbc TH |
411 | /* Check whether we are expecting interrupt in this state */ |
412 | switch (ap->hsm_task_state) { | |
413 | case HSM_ST_FIRST: | |
414 | /* Some pre-ATAPI-4 devices assert INTRQ | |
415 | * at this state when ready to receive CDB. | |
416 | */ | |
417 | ||
418 | /* Check the ATA_DFLAG_CDB_INTR flag is enough here. | |
405e66b3 TH |
419 | * The flag was turned on only for atapi devices. No |
420 | * need to check ata_is_atapi(qc->tf.protocol) again. | |
cbe88fbc TH |
421 | */ |
422 | if (!(qc->dev->flags & ATA_DFLAG_CDB_INTR)) | |
423 | goto err_hsm; | |
424 | break; | |
425 | case HSM_ST_LAST: | |
405e66b3 | 426 | if (ata_is_dma(qc->tf.protocol)) { |
cbe88fbc TH |
427 | /* clear DMA-Start bit */ |
428 | ap->ops->bmdma_stop(qc); | |
429 | ||
430 | if (bmdma2 & SIL_DMA_ERROR) { | |
431 | qc->err_mask |= AC_ERR_HOST_BUS; | |
432 | ap->hsm_task_state = HSM_ST_ERR; | |
433 | } | |
434 | } | |
435 | break; | |
436 | case HSM_ST: | |
437 | break; | |
438 | default: | |
439 | goto err_hsm; | |
440 | } | |
441 | ||
442 | /* check main status, clearing INTRQ */ | |
443 | status = ata_chk_status(ap); | |
444 | if (unlikely(status & ATA_BUSY)) | |
445 | goto err_hsm; | |
446 | ||
447 | /* ack bmdma irq events */ | |
448 | ata_bmdma_irq_clear(ap); | |
449 | ||
450 | /* kick HSM in the ass */ | |
451 | ata_hsm_move(ap, qc, status, 0); | |
452 | ||
405e66b3 | 453 | if (unlikely(qc->err_mask) && ata_is_dma(qc->tf.protocol)) |
ea54763f TH |
454 | ata_ehi_push_desc(ehi, "BMDMA2 stat 0x%x", bmdma2); |
455 | ||
cbe88fbc TH |
456 | return; |
457 | ||
458 | err_hsm: | |
459 | qc->err_mask |= AC_ERR_HSM; | |
460 | freeze: | |
461 | ata_port_freeze(ap); | |
462 | } | |
463 | ||
7d12e780 | 464 | static irqreturn_t sil_interrupt(int irq, void *dev_instance) |
cbe88fbc | 465 | { |
cca3974e | 466 | struct ata_host *host = dev_instance; |
0d5ff566 | 467 | void __iomem *mmio_base = host->iomap[SIL_MMIO_BAR]; |
cbe88fbc TH |
468 | int handled = 0; |
469 | int i; | |
470 | ||
cca3974e | 471 | spin_lock(&host->lock); |
cbe88fbc | 472 | |
cca3974e JG |
473 | for (i = 0; i < host->n_ports; i++) { |
474 | struct ata_port *ap = host->ports[i]; | |
cbe88fbc TH |
475 | u32 bmdma2 = readl(mmio_base + sil_port[ap->port_no].bmdma2); |
476 | ||
477 | if (unlikely(!ap || ap->flags & ATA_FLAG_DISABLED)) | |
478 | continue; | |
479 | ||
201ce859 TH |
480 | /* turn off SATA_IRQ if not supported */ |
481 | if (ap->flags & SIL_FLAG_NO_SATA_IRQ) | |
482 | bmdma2 &= ~SIL_DMA_SATA_IRQ; | |
483 | ||
23fa9618 TH |
484 | if (bmdma2 == 0xffffffff || |
485 | !(bmdma2 & (SIL_DMA_COMPLETE | SIL_DMA_SATA_IRQ))) | |
cbe88fbc TH |
486 | continue; |
487 | ||
488 | sil_host_intr(ap, bmdma2); | |
489 | handled = 1; | |
490 | } | |
491 | ||
cca3974e | 492 | spin_unlock(&host->lock); |
cbe88fbc TH |
493 | |
494 | return IRQ_RETVAL(handled); | |
495 | } | |
496 | ||
f6aae27e TH |
497 | static void sil_freeze(struct ata_port *ap) |
498 | { | |
0d5ff566 | 499 | void __iomem *mmio_base = ap->host->iomap[SIL_MMIO_BAR]; |
f6aae27e TH |
500 | u32 tmp; |
501 | ||
e573890b TH |
502 | /* global IRQ mask doesn't block SATA IRQ, turn off explicitly */ |
503 | writel(0, mmio_base + sil_port[ap->port_no].sien); | |
504 | ||
f6aae27e TH |
505 | /* plug IRQ */ |
506 | tmp = readl(mmio_base + SIL_SYSCFG); | |
507 | tmp |= SIL_MASK_IDE0_INT << ap->port_no; | |
508 | writel(tmp, mmio_base + SIL_SYSCFG); | |
509 | readl(mmio_base + SIL_SYSCFG); /* flush */ | |
510 | } | |
511 | ||
512 | static void sil_thaw(struct ata_port *ap) | |
513 | { | |
0d5ff566 | 514 | void __iomem *mmio_base = ap->host->iomap[SIL_MMIO_BAR]; |
f6aae27e TH |
515 | u32 tmp; |
516 | ||
517 | /* clear IRQ */ | |
518 | ata_chk_status(ap); | |
519 | ata_bmdma_irq_clear(ap); | |
520 | ||
201ce859 TH |
521 | /* turn on SATA IRQ if supported */ |
522 | if (!(ap->flags & SIL_FLAG_NO_SATA_IRQ)) | |
523 | writel(SIL_SIEN_N, mmio_base + sil_port[ap->port_no].sien); | |
e573890b | 524 | |
f6aae27e TH |
525 | /* turn on IRQ */ |
526 | tmp = readl(mmio_base + SIL_SYSCFG); | |
527 | tmp &= ~(SIL_MASK_IDE0_INT << ap->port_no); | |
528 | writel(tmp, mmio_base + SIL_SYSCFG); | |
529 | } | |
530 | ||
1da177e4 LT |
531 | /** |
532 | * sil_dev_config - Apply device/host-specific errata fixups | |
1da177e4 LT |
533 | * @dev: Device to be examined |
534 | * | |
535 | * After the IDENTIFY [PACKET] DEVICE step is complete, and a | |
536 | * device is known to be present, this function is called. | |
537 | * We apply two errata fixups which are specific to Silicon Image, | |
538 | * a Seagate and a Maxtor fixup. | |
539 | * | |
540 | * For certain Seagate devices, we must limit the maximum sectors | |
541 | * to under 8K. | |
542 | * | |
543 | * For certain Maxtor devices, we must not program the drive | |
544 | * beyond udma5. | |
545 | * | |
546 | * Both fixups are unfairly pessimistic. As soon as I get more | |
547 | * information on these errata, I will create a more exhaustive | |
548 | * list, and apply the fixups to only the specific | |
549 | * devices/hosts/firmwares that need it. | |
550 | * | |
551 | * 20040111 - Seagate drives affected by the Mod15Write bug are blacklisted | |
552 | * The Maxtor quirk is in the blacklist, but I'm keeping the original | |
553 | * pessimistic fix for the following reasons... | |
554 | * - There seems to be less info on it, only one device gleaned off the | |
555 | * Windows driver, maybe only one is affected. More info would be greatly | |
556 | * appreciated. | |
557 | * - But then again UDMA5 is hardly anything to complain about | |
558 | */ | |
cd0d3bbc | 559 | static void sil_dev_config(struct ata_device *dev) |
1da177e4 | 560 | { |
9af5c9c9 TH |
561 | struct ata_port *ap = dev->link->ap; |
562 | int print_info = ap->link.eh_context.i.flags & ATA_EHI_PRINTINFO; | |
1da177e4 | 563 | unsigned int n, quirks = 0; |
a0cf733b | 564 | unsigned char model_num[ATA_ID_PROD_LEN + 1]; |
1da177e4 | 565 | |
a0cf733b | 566 | ata_id_c_string(dev->id, model_num, ATA_ID_PROD, sizeof(model_num)); |
1da177e4 | 567 | |
8a60a071 | 568 | for (n = 0; sil_blacklist[n].product; n++) |
2e02671d | 569 | if (!strcmp(sil_blacklist[n].product, model_num)) { |
1da177e4 LT |
570 | quirks = sil_blacklist[n].quirk; |
571 | break; | |
572 | } | |
8a60a071 | 573 | |
1da177e4 | 574 | /* limit requests to 15 sectors */ |
51e9f2ff JG |
575 | if (slow_down || |
576 | ((ap->flags & SIL_FLAG_MOD15WRITE) && | |
577 | (quirks & SIL_QUIRK_MOD15WRITE))) { | |
efdaedc4 TH |
578 | if (print_info) |
579 | ata_dev_printk(dev, KERN_INFO, "applying Seagate " | |
580 | "errata fix (mod15write workaround)\n"); | |
b00eec1d | 581 | dev->max_sectors = 15; |
1da177e4 LT |
582 | return; |
583 | } | |
584 | ||
585 | /* limit to udma5 */ | |
586 | if (quirks & SIL_QUIRK_UDMA5MAX) { | |
efdaedc4 TH |
587 | if (print_info) |
588 | ata_dev_printk(dev, KERN_INFO, "applying Maxtor " | |
589 | "errata fix %s\n", model_num); | |
5a529139 | 590 | dev->udma_mask &= ATA_UDMA5; |
1da177e4 LT |
591 | return; |
592 | } | |
593 | } | |
594 | ||
4447d351 | 595 | static void sil_init_controller(struct ata_host *host) |
3d8ec913 | 596 | { |
4447d351 TH |
597 | struct pci_dev *pdev = to_pci_dev(host->dev); |
598 | void __iomem *mmio_base = host->iomap[SIL_MMIO_BAR]; | |
3d8ec913 TH |
599 | u8 cls; |
600 | u32 tmp; | |
601 | int i; | |
602 | ||
603 | /* Initialize FIFO PCI bus arbitration */ | |
604 | cls = sil_get_device_cache_line(pdev); | |
605 | if (cls) { | |
606 | cls >>= 3; | |
607 | cls++; /* cls = (line_size/8)+1 */ | |
4447d351 | 608 | for (i = 0; i < host->n_ports; i++) |
3d8ec913 TH |
609 | writew(cls << 8 | cls, |
610 | mmio_base + sil_port[i].fifo_cfg); | |
611 | } else | |
612 | dev_printk(KERN_WARNING, &pdev->dev, | |
613 | "cache line size not set. Driver may not function\n"); | |
614 | ||
615 | /* Apply R_ERR on DMA activate FIS errata workaround */ | |
4447d351 | 616 | if (host->ports[0]->flags & SIL_FLAG_RERR_ON_DMA_ACT) { |
3d8ec913 TH |
617 | int cnt; |
618 | ||
4447d351 | 619 | for (i = 0, cnt = 0; i < host->n_ports; i++) { |
3d8ec913 TH |
620 | tmp = readl(mmio_base + sil_port[i].sfis_cfg); |
621 | if ((tmp & 0x3) != 0x01) | |
622 | continue; | |
623 | if (!cnt) | |
624 | dev_printk(KERN_INFO, &pdev->dev, | |
625 | "Applying R_ERR on DMA activate " | |
626 | "FIS errata fix\n"); | |
627 | writel(tmp & ~0x3, mmio_base + sil_port[i].sfis_cfg); | |
628 | cnt++; | |
629 | } | |
630 | } | |
631 | ||
4447d351 | 632 | if (host->n_ports == 4) { |
3d8ec913 TH |
633 | /* flip the magic "make 4 ports work" bit */ |
634 | tmp = readl(mmio_base + sil_port[2].bmdma); | |
635 | if ((tmp & SIL_INTR_STEERING) == 0) | |
636 | writel(tmp | SIL_INTR_STEERING, | |
637 | mmio_base + sil_port[2].bmdma); | |
638 | } | |
639 | } | |
640 | ||
5796d1c4 | 641 | static int sil_init_one(struct pci_dev *pdev, const struct pci_device_id *ent) |
1da177e4 LT |
642 | { |
643 | static int printed_version; | |
4447d351 TH |
644 | int board_id = ent->driver_data; |
645 | const struct ata_port_info *ppi[] = { &sil_port_info[board_id], NULL }; | |
646 | struct ata_host *host; | |
ea6ba10b | 647 | void __iomem *mmio_base; |
4447d351 | 648 | int n_ports, rc; |
1da177e4 | 649 | unsigned int i; |
1da177e4 LT |
650 | |
651 | if (!printed_version++) | |
a9524a76 | 652 | dev_printk(KERN_DEBUG, &pdev->dev, "version " DRV_VERSION "\n"); |
1da177e4 | 653 | |
4447d351 TH |
654 | /* allocate host */ |
655 | n_ports = 2; | |
656 | if (board_id == sil_3114) | |
657 | n_ports = 4; | |
658 | ||
659 | host = ata_host_alloc_pinfo(&pdev->dev, ppi, n_ports); | |
660 | if (!host) | |
661 | return -ENOMEM; | |
662 | ||
663 | /* acquire resources and fill host */ | |
24dc5f33 | 664 | rc = pcim_enable_device(pdev); |
1da177e4 LT |
665 | if (rc) |
666 | return rc; | |
667 | ||
0d5ff566 TH |
668 | rc = pcim_iomap_regions(pdev, 1 << SIL_MMIO_BAR, DRV_NAME); |
669 | if (rc == -EBUSY) | |
24dc5f33 | 670 | pcim_pin_device(pdev); |
0d5ff566 | 671 | if (rc) |
24dc5f33 | 672 | return rc; |
4447d351 | 673 | host->iomap = pcim_iomap_table(pdev); |
1da177e4 LT |
674 | |
675 | rc = pci_set_dma_mask(pdev, ATA_DMA_MASK); | |
676 | if (rc) | |
24dc5f33 | 677 | return rc; |
1da177e4 LT |
678 | rc = pci_set_consistent_dma_mask(pdev, ATA_DMA_MASK); |
679 | if (rc) | |
24dc5f33 | 680 | return rc; |
1da177e4 | 681 | |
4447d351 | 682 | mmio_base = host->iomap[SIL_MMIO_BAR]; |
1da177e4 | 683 | |
4447d351 | 684 | for (i = 0; i < host->n_ports; i++) { |
cbcdd875 TH |
685 | struct ata_port *ap = host->ports[i]; |
686 | struct ata_ioports *ioaddr = &ap->ioaddr; | |
4447d351 TH |
687 | |
688 | ioaddr->cmd_addr = mmio_base + sil_port[i].tf; | |
689 | ioaddr->altstatus_addr = | |
690 | ioaddr->ctl_addr = mmio_base + sil_port[i].ctl; | |
691 | ioaddr->bmdma_addr = mmio_base + sil_port[i].bmdma; | |
692 | ioaddr->scr_addr = mmio_base + sil_port[i].scr; | |
693 | ata_std_ports(ioaddr); | |
cbcdd875 TH |
694 | |
695 | ata_port_pbar_desc(ap, SIL_MMIO_BAR, -1, "mmio"); | |
696 | ata_port_pbar_desc(ap, SIL_MMIO_BAR, sil_port[i].tf, "tf"); | |
1da177e4 LT |
697 | } |
698 | ||
4447d351 TH |
699 | /* initialize and activate */ |
700 | sil_init_controller(host); | |
1da177e4 | 701 | |
1da177e4 | 702 | pci_set_master(pdev); |
4447d351 TH |
703 | return ata_host_activate(host, pdev->irq, sil_interrupt, IRQF_SHARED, |
704 | &sil_sht); | |
1da177e4 LT |
705 | } |
706 | ||
281d426c | 707 | #ifdef CONFIG_PM |
afb5a7cb TH |
708 | static int sil_pci_device_resume(struct pci_dev *pdev) |
709 | { | |
cca3974e | 710 | struct ata_host *host = dev_get_drvdata(&pdev->dev); |
553c4aa6 TH |
711 | int rc; |
712 | ||
713 | rc = ata_pci_device_do_resume(pdev); | |
714 | if (rc) | |
715 | return rc; | |
afb5a7cb | 716 | |
4447d351 | 717 | sil_init_controller(host); |
cca3974e | 718 | ata_host_resume(host); |
afb5a7cb TH |
719 | |
720 | return 0; | |
721 | } | |
281d426c | 722 | #endif |
afb5a7cb | 723 | |
1da177e4 LT |
724 | static int __init sil_init(void) |
725 | { | |
b7887196 | 726 | return pci_register_driver(&sil_pci_driver); |
1da177e4 LT |
727 | } |
728 | ||
729 | static void __exit sil_exit(void) | |
730 | { | |
731 | pci_unregister_driver(&sil_pci_driver); | |
732 | } | |
733 | ||
734 | ||
735 | module_init(sil_init); | |
736 | module_exit(sil_exit); |