projects / linux-block.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Merge branch 'master' of master.kernel.org:/pub/scm/linux/kernel/git/davem/net-2.6
[linux-block.git] / drivers / ata / sata_promise.c
CommitLineData
1da177e4
LT		 1/*
2 * sata_promise.c - Promise SATA
3 *
4 * Maintained by: Jeff Garzik <jgarzik@pobox.com>
5 * Please ALWAYS copy linux-ide@vger.kernel.org
6 * on emails.
7 *
8 * Copyright 2003-2004 Red Hat, Inc.
9 *
1da177e4 10 *
af36d7f0
JG		 11 * This program is free software; you can redistribute it and/or modify
12 * it under the terms of the GNU General Public License as published by
13 * the Free Software Foundation; either version 2, or (at your option)
14 * any later version.
15 *
16 * This program is distributed in the hope that it will be useful,
17 * but WITHOUT ANY WARRANTY; without even the implied warranty of
18 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
19 * GNU General Public License for more details.
20 *
21 * You should have received a copy of the GNU General Public License
22 * along with this program; see the file COPYING. If not, write to
23 * the Free Software Foundation, 675 Mass Ave, Cambridge, MA 02139, USA.
24 *
25 *
26 * libata documentation is available via 'make {ps|pdf}docs',
27 * as Documentation/DocBook/libata.*
28 *
29 * Hardware information only available under NDA.
1da177e4
LT		 30 *
31 */
32
33#include <linux/kernel.h>
34#include <linux/module.h>
35#include <linux/pci.h>
36#include <linux/init.h>
37#include <linux/blkdev.h>
38#include <linux/delay.h>
39#include <linux/interrupt.h>
a9524a76 40#include <linux/device.h>
95006188 41#include <scsi/scsi.h>
1da177e4 42#include <scsi/scsi_host.h>
193515d5 43#include <scsi/scsi_cmnd.h>
1da177e4 44#include <linux/libata.h>
1da177e4
LT		 45#include "sata_promise.h"
46
47#define DRV_NAME "sata_promise"
5ac2fe57 48#define DRV_VERSION "2.07"
1da177e4
LT		 49
50
51enum {
eca25dca 52 PDC_MAX_PORTS = 4,
0d5ff566
TH		 53 PDC_MMIO_BAR = 3,
54
95006188
MP		 55 /* register offsets */
56 PDC_FEATURE = 0x04, /* Feature/Error reg (per port) */
57 PDC_SECTOR_COUNT = 0x08, /* Sector count reg (per port) */
58 PDC_SECTOR_NUMBER = 0x0C, /* Sector number reg (per port) */
59 PDC_CYLINDER_LOW = 0x10, /* Cylinder low reg (per port) */
60 PDC_CYLINDER_HIGH = 0x14, /* Cylinder high reg (per port) */
61 PDC_DEVICE = 0x18, /* Device/Head reg (per port) */
62 PDC_COMMAND = 0x1C, /* Command/status reg (per port) */
73fd456b 63 PDC_ALTSTATUS = 0x38, /* Alternate-status/device-control reg (per port) */
1da177e4
LT		 64 PDC_PKT_SUBMIT = 0x40, /* Command packet pointer addr */
65 PDC_INT_SEQMASK = 0x40, /* Mask of asserted SEQ INTs */
1da177e4 66 PDC_FLASH_CTL = 0x44, /* Flash control register */
1da177e4
LT		 67 PDC_GLOBAL_CTL = 0x48, /* Global control/status (per port) */
68 PDC_CTLSTAT = 0x60, /* IDE control and status (per port) */
69 PDC_SATA_PLUG_CSR = 0x6C, /* SATA Plug control/status reg */
6340f019 70 PDC2_SATA_PLUG_CSR = 0x60, /* SATAII Plug control/status reg */
b2d1eee1
MP		 71 PDC_TBG_MODE = 0x41C, /* TBG mode (not SATAII) */
72 PDC_SLEW_CTL = 0x470, /* slew rate control reg (not SATAII) */
1da177e4 73
176efb05
MP		 74 /* PDC_GLOBAL_CTL bit definitions */
75 PDC_PH_ERR = (1 << 8), /* PCI error while loading packet */
76 PDC_SH_ERR = (1 << 9), /* PCI error while loading S/G table */
77 PDC_DH_ERR = (1 << 10), /* PCI error while loading data */
78 PDC2_HTO_ERR = (1 << 12), /* host bus timeout */
79 PDC2_ATA_HBA_ERR = (1 << 13), /* error during SATA DATA FIS transmission */
80 PDC2_ATA_DMA_CNT_ERR = (1 << 14), /* DMA DATA FIS size differs from S/G count */
81 PDC_OVERRUN_ERR = (1 << 19), /* S/G byte count larger than HD requires */
82 PDC_UNDERRUN_ERR = (1 << 20), /* S/G byte count less than HD requires */
83 PDC_DRIVE_ERR = (1 << 21), /* drive error */
84 PDC_PCI_SYS_ERR = (1 << 22), /* PCI system error */
85 PDC1_PCI_PARITY_ERR = (1 << 23), /* PCI parity error (from SATA150 driver) */
86 PDC1_ERR_MASK = PDC1_PCI_PARITY_ERR,
87 PDC2_ERR_MASK = PDC2_HTO_ERR | PDC2_ATA_HBA_ERR | PDC2_ATA_DMA_CNT_ERR,
88 PDC_ERR_MASK = (PDC_PH_ERR | PDC_SH_ERR | PDC_DH_ERR | PDC_OVERRUN_ERR
89 | PDC_UNDERRUN_ERR | PDC_DRIVE_ERR | PDC_PCI_SYS_ERR
90 | PDC1_ERR_MASK | PDC2_ERR_MASK),
1da177e4
LT		 91
92 board_2037x = 0, /* FastTrak S150 TX2plus */
eca25dca
TH		 93 board_2037x_pata = 1, /* FastTrak S150 TX2plus PATA port */
94 board_20319 = 2, /* FastTrak S150 TX4 */
95 board_20619 = 3, /* FastTrak TX4000 */
96 board_2057x = 4, /* SATAII150 Tx2plus */
97 board_2057x_pata = 5, /* SATAII150 Tx2plus */
98 board_40518 = 6, /* SATAII150 Tx4 */
1da177e4 99
6340f019 100 PDC_HAS_PATA = (1 << 1), /* PDC20375/20575 has PATA */
1da177e4 101
95006188
MP		 102 /* Sequence counter control registers bit definitions */
103 PDC_SEQCNTRL_INT_MASK = (1 << 5), /* Sequence Interrupt Mask */
104
105 /* Feature register values */
106 PDC_FEATURE_ATAPI_PIO = 0x00, /* ATAPI data xfer by PIO */
107 PDC_FEATURE_ATAPI_DMA = 0x01, /* ATAPI data xfer by DMA */
108
109 /* Device/Head register values */
110 PDC_DEVICE_SATA = 0xE0, /* Device/Head value for SATA devices */
111
25b93d81
MP		 112 /* PDC_CTLSTAT bit definitions */
113 PDC_DMA_ENABLE = (1 << 7),
114 PDC_IRQ_DISABLE = (1 << 10),
1da177e4 115 PDC_RESET = (1 << 11), /* HDMA reset */
50630195 116
25b93d81 117 PDC_COMMON_FLAGS = ATA_FLAG_NO_LEGACY |
95006188 118 ATA_FLAG_MMIO |
3d0a59c0 119 ATA_FLAG_PIO_POLLING,
b2d1eee1 120
eca25dca
TH		 121 /* ap->flags bits */
122 PDC_FLAG_GEN_II = (1 << 24),
123 PDC_FLAG_SATA_PATA = (1 << 25), /* supports SATA + PATA */
124 PDC_FLAG_4_PORTS = (1 << 26), /* 4 ports */
1da177e4
LT		 125};
126
127
128struct pdc_port_priv {
129 u8 *pkt;
130 dma_addr_t pkt_dma;
131};
132
133static u32 pdc_sata_scr_read (struct ata_port *ap, unsigned int sc_reg);
134static void pdc_sata_scr_write (struct ata_port *ap, unsigned int sc_reg, u32 val);
135static int pdc_ata_init_one (struct pci_dev *pdev, const struct pci_device_id *ent);
eca25dca
TH		 136static int pdc_common_port_start(struct ata_port *ap);
137static int pdc_sata_port_start(struct ata_port *ap);
1da177e4 138static void pdc_qc_prep(struct ata_queued_cmd *qc);
057ace5e
JG		 139static void pdc_tf_load_mmio(struct ata_port *ap, const struct ata_taskfile *tf);
140static void pdc_exec_command_mmio(struct ata_port *ap, const struct ata_taskfile *tf);
95006188 141static int pdc_check_atapi_dma(struct ata_queued_cmd *qc);
724114a5 142static int pdc_old_sata_check_atapi_dma(struct ata_queued_cmd *qc);
1da177e4 143static void pdc_irq_clear(struct ata_port *ap);
9a3d9eb0 144static unsigned int pdc_qc_issue_prot(struct ata_queued_cmd *qc);
25b93d81
MP		 145static void pdc_freeze(struct ata_port *ap);
146static void pdc_thaw(struct ata_port *ap);
724114a5
MP		 147static void pdc_pata_error_handler(struct ata_port *ap);
148static void pdc_sata_error_handler(struct ata_port *ap);
25b93d81 149static void pdc_post_internal_cmd(struct ata_queued_cmd *qc);
724114a5
MP		 150static int pdc_pata_cable_detect(struct ata_port *ap);
151static int pdc_sata_cable_detect(struct ata_port *ap);
374b1873 152
193515d5 153static struct scsi_host_template pdc_ata_sht = {
1da177e4
LT		 154 .module = THIS_MODULE,
155 .name = DRV_NAME,
156 .ioctl = ata_scsi_ioctl,
157 .queuecommand = ata_scsi_queuecmd,
1da177e4
LT		 158 .can_queue = ATA_DEF_QUEUE,
159 .this_id = ATA_SHT_THIS_ID,
160 .sg_tablesize = LIBATA_MAX_PRD,
1da177e4
LT		 161 .cmd_per_lun = ATA_SHT_CMD_PER_LUN,
162 .emulated = ATA_SHT_EMULATED,
163 .use_clustering = ATA_SHT_USE_CLUSTERING,
164 .proc_name = DRV_NAME,
165 .dma_boundary = ATA_DMA_BOUNDARY,
166 .slave_configure = ata_scsi_slave_config,
ccf68c34 167 .slave_destroy = ata_scsi_slave_destroy,
1da177e4 168 .bios_param = ata_std_bios_param,
1da177e4
LT		 169};
170
057ace5e 171static const struct ata_port_operations pdc_sata_ops = {
1da177e4
LT		 172 .port_disable = ata_port_disable,
173 .tf_load = pdc_tf_load_mmio,
174 .tf_read = ata_tf_read,
175 .check_status = ata_check_status,
176 .exec_command = pdc_exec_command_mmio,
177 .dev_select = ata_std_dev_select,
95006188
MP		 178 .check_atapi_dma = pdc_check_atapi_dma,
179
180 .qc_prep = pdc_qc_prep,
181 .qc_issue = pdc_qc_issue_prot,
182 .freeze = pdc_freeze,
183 .thaw = pdc_thaw,
724114a5 184 .error_handler = pdc_sata_error_handler,
95006188 185 .post_internal_cmd = pdc_post_internal_cmd,
724114a5 186 .cable_detect = pdc_sata_cable_detect,
0d5ff566 187 .data_xfer = ata_data_xfer,
95006188 188 .irq_clear = pdc_irq_clear,
246ce3b6
AI		 189 .irq_on = ata_irq_on,
190 .irq_ack = ata_irq_ack,
95006188
MP		 191
192 .scr_read = pdc_sata_scr_read,
193 .scr_write = pdc_sata_scr_write,
eca25dca 194 .port_start = pdc_sata_port_start,
95006188
MP		 195};
196
197/* First-generation chips need a more restrictive ->check_atapi_dma op */
198static const struct ata_port_operations pdc_old_sata_ops = {
199 .port_disable = ata_port_disable,
200 .tf_load = pdc_tf_load_mmio,
201 .tf_read = ata_tf_read,
202 .check_status = ata_check_status,
203 .exec_command = pdc_exec_command_mmio,
204 .dev_select = ata_std_dev_select,
724114a5 205 .check_atapi_dma = pdc_old_sata_check_atapi_dma,
2cba582a 206
1da177e4
LT		 207 .qc_prep = pdc_qc_prep,
208 .qc_issue = pdc_qc_issue_prot,
25b93d81
MP		 209 .freeze = pdc_freeze,
210 .thaw = pdc_thaw,
724114a5 211 .error_handler = pdc_sata_error_handler,
25b93d81 212 .post_internal_cmd = pdc_post_internal_cmd,
724114a5 213 .cable_detect = pdc_sata_cable_detect,
0d5ff566 214 .data_xfer = ata_data_xfer,
1da177e4 215 .irq_clear = pdc_irq_clear,
246ce3b6
AI		 216 .irq_on = ata_irq_on,
217 .irq_ack = ata_irq_ack,
2cba582a 218
1da177e4
LT		 219 .scr_read = pdc_sata_scr_read,
220 .scr_write = pdc_sata_scr_write,
eca25dca 221 .port_start = pdc_sata_port_start,
1da177e4
LT		 222};
223
057ace5e 224static const struct ata_port_operations pdc_pata_ops = {
2cba582a
JG		 225 .port_disable = ata_port_disable,
226 .tf_load = pdc_tf_load_mmio,
227 .tf_read = ata_tf_read,
228 .check_status = ata_check_status,
229 .exec_command = pdc_exec_command_mmio,
230 .dev_select = ata_std_dev_select,
95006188 231 .check_atapi_dma = pdc_check_atapi_dma,
2cba582a 232
2cba582a
JG		 233 .qc_prep = pdc_qc_prep,
234 .qc_issue = pdc_qc_issue_prot,
5387373b
MP		 235 .freeze = pdc_freeze,
236 .thaw = pdc_thaw,
724114a5 237 .error_handler = pdc_pata_error_handler,
540477b4 238 .post_internal_cmd = pdc_post_internal_cmd,
724114a5 239 .cable_detect = pdc_pata_cable_detect,
0d5ff566 240 .data_xfer = ata_data_xfer,
2cba582a 241 .irq_clear = pdc_irq_clear,
246ce3b6
AI		 242 .irq_on = ata_irq_on,
243 .irq_ack = ata_irq_ack,
2cba582a 244
eca25dca 245 .port_start = pdc_common_port_start,
2cba582a
JG		 246};
247
98ac62de 248static const struct ata_port_info pdc_port_info[] = {
1da177e4
LT		 249 /* board_2037x */
250 {
eca25dca
TH		 251 .flags = PDC_COMMON_FLAGS | ATA_FLAG_SATA |
252 PDC_FLAG_SATA_PATA,
1da177e4
LT		 253 .pio_mask = 0x1f, /* pio0-4 */
254 .mwdma_mask = 0x07, /* mwdma0-2 */
255 .udma_mask = 0x7f, /* udma0-6 ; FIXME */
95006188 256 .port_ops = &pdc_old_sata_ops,
1da177e4
LT		 257 },
258
eca25dca
TH		 259 /* board_2037x_pata */
260 {
261 .flags = PDC_COMMON_FLAGS | ATA_FLAG_SLAVE_POSS,
262 .pio_mask = 0x1f, /* pio0-4 */
263 .mwdma_mask = 0x07, /* mwdma0-2 */
264 .udma_mask = 0x7f, /* udma0-6 ; FIXME */
265 .port_ops = &pdc_pata_ops,
266 },
267
1da177e4
LT		 268 /* board_20319 */
269 {
eca25dca
TH		 270 .flags = PDC_COMMON_FLAGS | ATA_FLAG_SATA |
271 PDC_FLAG_4_PORTS,
1da177e4
LT		 272 .pio_mask = 0x1f, /* pio0-4 */
273 .mwdma_mask = 0x07, /* mwdma0-2 */
274 .udma_mask = 0x7f, /* udma0-6 ; FIXME */
95006188 275 .port_ops = &pdc_old_sata_ops,
1da177e4 276 },
f497ba73
TL		 277
278 /* board_20619 */
279 {
eca25dca
TH		 280 .flags = PDC_COMMON_FLAGS | ATA_FLAG_SLAVE_POSS |
281 PDC_FLAG_4_PORTS,
f497ba73
TL		 282 .pio_mask = 0x1f, /* pio0-4 */
283 .mwdma_mask = 0x07, /* mwdma0-2 */
284 .udma_mask = 0x7f, /* udma0-6 ; FIXME */
2cba582a 285 .port_ops = &pdc_pata_ops,
f497ba73 286 },
5a46fe89 287
6340f019
LK		 288 /* board_2057x */
289 {
eca25dca
TH		 290 .flags = PDC_COMMON_FLAGS | ATA_FLAG_SATA |
291 PDC_FLAG_GEN_II | PDC_FLAG_SATA_PATA,
6340f019
LK		 292 .pio_mask = 0x1f, /* pio0-4 */
293 .mwdma_mask = 0x07, /* mwdma0-2 */
294 .udma_mask = 0x7f, /* udma0-6 ; FIXME */
295 .port_ops = &pdc_sata_ops,
296 },
297
eca25dca
TH		 298 /* board_2057x_pata */
299 {
300 .flags = PDC_COMMON_FLAGS | ATA_FLAG_SLAVE_POSS,
301 PDC_FLAG_GEN_II,
302 .pio_mask = 0x1f, /* pio0-4 */
303 .mwdma_mask = 0x07, /* mwdma0-2 */
304 .udma_mask = 0x7f, /* udma0-6 ; FIXME */
305 .port_ops = &pdc_pata_ops,
306 },
307
6340f019
LK		 308 /* board_40518 */
309 {
eca25dca
TH		 310 .flags = PDC_COMMON_FLAGS | ATA_FLAG_SATA |
311 PDC_FLAG_GEN_II | PDC_FLAG_4_PORTS,
6340f019
LK		 312 .pio_mask = 0x1f, /* pio0-4 */
313 .mwdma_mask = 0x07, /* mwdma0-2 */
314 .udma_mask = 0x7f, /* udma0-6 ; FIXME */
315 .port_ops = &pdc_sata_ops,
316 },
1da177e4
LT		 317};
318
3b7d697d 319static const struct pci_device_id pdc_ata_pci_tbl[] = {
54bb3a94 320 { PCI_VDEVICE(PROMISE, 0x3371), board_2037x },
54bb3a94
JG		 321 { PCI_VDEVICE(PROMISE, 0x3373), board_2037x },
322 { PCI_VDEVICE(PROMISE, 0x3375), board_2037x },
323 { PCI_VDEVICE(PROMISE, 0x3376), board_2037x },
b2d1eee1
MP		 324 { PCI_VDEVICE(PROMISE, 0x3570), board_2057x },
325 { PCI_VDEVICE(PROMISE, 0x3571), board_2057x },
54bb3a94 326 { PCI_VDEVICE(PROMISE, 0x3574), board_2057x },
d324d462 327 { PCI_VDEVICE(PROMISE, 0x3577), board_2057x },
b2d1eee1 328 { PCI_VDEVICE(PROMISE, 0x3d73), board_2057x },
54bb3a94 329 { PCI_VDEVICE(PROMISE, 0x3d75), board_2057x },
54bb3a94
JG		 330
331 { PCI_VDEVICE(PROMISE, 0x3318), board_20319 },
332 { PCI_VDEVICE(PROMISE, 0x3319), board_20319 },
333 { PCI_VDEVICE(PROMISE, 0x3515), board_20319 },
334 { PCI_VDEVICE(PROMISE, 0x3519), board_20319 },
b2d1eee1 335 { PCI_VDEVICE(PROMISE, 0x3d17), board_40518 },
54bb3a94
JG		 336 { PCI_VDEVICE(PROMISE, 0x3d18), board_40518 },
337
338 { PCI_VDEVICE(PROMISE, 0x6629), board_20619 },
f497ba73 339
1da177e4
LT		 340 { } /* terminate list */
341};
342
343
344static struct pci_driver pdc_ata_pci_driver = {
345 .name = DRV_NAME,
346 .id_table = pdc_ata_pci_tbl,
347 .probe = pdc_ata_init_one,
348 .remove = ata_pci_remove_one,
349};
350
351
724114a5 352static int pdc_common_port_start(struct ata_port *ap)
1da177e4 353{
cca3974e 354 struct device *dev = ap->host->dev;
1da177e4
LT		 355 struct pdc_port_priv *pp;
356 int rc;
357
358 rc = ata_port_start(ap);
359 if (rc)
360 return rc;
361
24dc5f33
TH		 362 pp = devm_kzalloc(dev, sizeof(*pp), GFP_KERNEL);
363 if (!pp)
364 return -ENOMEM;
1da177e4 365
24dc5f33
TH		 366 pp->pkt = dmam_alloc_coherent(dev, 128, &pp->pkt_dma, GFP_KERNEL);
367 if (!pp->pkt)
368 return -ENOMEM;
1da177e4
LT		 369
370 ap->private_data = pp;
371
724114a5
MP		 372 return 0;
373}
374
375static int pdc_sata_port_start(struct ata_port *ap)
376{
724114a5
MP		 377 int rc;
378
379 rc = pdc_common_port_start(ap);
380 if (rc)
381 return rc;
382
599b7202 383 /* fix up PHYMODE4 align timing */
eca25dca 384 if (ap->flags & PDC_FLAG_GEN_II) {
599b7202
MP		 385 void __iomem *mmio = (void __iomem *) ap->ioaddr.scr_addr;
386 unsigned int tmp;
387
388 tmp = readl(mmio + 0x014);
389 tmp = (tmp & ~3) | 1; /* set bits 1:0 = 0:1 */
390 writel(tmp, mmio + 0x014);
391 }
392
1da177e4 393 return 0;
1da177e4
LT		 394}
395
1da177e4
LT		 396static void pdc_reset_port(struct ata_port *ap)
397{
0d5ff566 398 void __iomem *mmio = ap->ioaddr.cmd_addr + PDC_CTLSTAT;
1da177e4
LT		 399 unsigned int i;
400 u32 tmp;
401
402 for (i = 11; i > 0; i--) {
403 tmp = readl(mmio);
404 if (tmp & PDC_RESET)
405 break;
406
407 udelay(100);
408
409 tmp |= PDC_RESET;
410 writel(tmp, mmio);
411 }
412
413 tmp &= ~PDC_RESET;
414 writel(tmp, mmio);
415 readl(mmio); /* flush */
416}
417
724114a5 418static int pdc_pata_cable_detect(struct ata_port *ap)
2cba582a 419{
d3fb4e8d 420 u8 tmp;
03dc5506 421 void __iomem *mmio = (void __iomem *) ap->ioaddr.cmd_addr + PDC_CTLSTAT + 0x03;
d3fb4e8d 422
724114a5
MP		 423 tmp = readb(mmio);
424 if (tmp & 0x01)
425 return ATA_CBL_PATA40;
426 return ATA_CBL_PATA80;
427}
428
429static int pdc_sata_cable_detect(struct ata_port *ap)
430{
e2a9752a 431 return ATA_CBL_SATA;
d3fb4e8d 432}
2cba582a 433
1da177e4
LT		 434static u32 pdc_sata_scr_read (struct ata_port *ap, unsigned int sc_reg)
435{
724114a5 436 if (sc_reg > SCR_CONTROL)
1da177e4 437 return 0xffffffffU;
0d5ff566 438 return readl(ap->ioaddr.scr_addr + (sc_reg * 4));
1da177e4
LT		 439}
440
441
442static void pdc_sata_scr_write (struct ata_port *ap, unsigned int sc_reg,
443 u32 val)
444{
724114a5 445 if (sc_reg > SCR_CONTROL)
1da177e4 446 return;
0d5ff566 447 writel(val, ap->ioaddr.scr_addr + (sc_reg * 4));
1da177e4
LT		 448}
449
fba6edbd 450static void pdc_atapi_pkt(struct ata_queued_cmd *qc)
95006188 451{
4113bb6b
MP		 452 struct ata_port *ap = qc->ap;
453 dma_addr_t sg_table = ap->prd_dma;
454 unsigned int cdb_len = qc->dev->cdb_len;
455 u8 *cdb = qc->cdb;
456 struct pdc_port_priv *pp = ap->private_data;
457 u8 *buf = pp->pkt;
95006188 458 u32 *buf32 = (u32 *) buf;
4113bb6b 459 unsigned int dev_sel, feature, nbytes;
95006188
MP		 460
461 /* set control bits (byte 0), zero delay seq id (byte 3),
462 * and seq id (byte 2)
463 */
fba6edbd
MP		 464 switch (qc->tf.protocol) {
465 case ATA_PROT_ATAPI_DMA:
466 if (!(qc->tf.flags & ATA_TFLAG_WRITE))
467 buf32[0] = cpu_to_le32(PDC_PKT_READ);
468 else
469 buf32[0] = 0;
470 break;
471 case ATA_PROT_ATAPI_NODATA:
472 buf32[0] = cpu_to_le32(PDC_PKT_NODATA);
473 break;
474 default:
475 BUG();
476 break;
477 }
95006188
MP		 478 buf32[1] = cpu_to_le32(sg_table); /* S/G table addr */
479 buf32[2] = 0; /* no next-packet */
480
4113bb6b
MP		 481 /* select drive */
482 if (sata_scr_valid(ap)) {
483 dev_sel = PDC_DEVICE_SATA;
484 } else {
485 dev_sel = ATA_DEVICE_OBS;
486 if (qc->dev->devno != 0)
487 dev_sel |= ATA_DEV1;
488 }
489 buf[12] = (1 << 5) | ATA_REG_DEVICE;
490 buf[13] = dev_sel;
491 buf[14] = (1 << 5) | ATA_REG_DEVICE | PDC_PKT_CLEAR_BSY;
492 buf[15] = dev_sel; /* once more, waiting for BSY to clear */
493
494 buf[16] = (1 << 5) | ATA_REG_NSECT;
495 buf[17] = 0x00;
496 buf[18] = (1 << 5) | ATA_REG_LBAL;
497 buf[19] = 0x00;
498
499 /* set feature and byte counter registers */
500 if (qc->tf.protocol != ATA_PROT_ATAPI_DMA) {
501 feature = PDC_FEATURE_ATAPI_PIO;
502 /* set byte counter register to real transfer byte count */
503 nbytes = qc->nbytes;
4113bb6b
MP		 504 if (nbytes > 0xffff)
505 nbytes = 0xffff;
506 } else {
507 feature = PDC_FEATURE_ATAPI_DMA;
508 /* set byte counter register to 0 */
509 nbytes = 0;
510 }
511 buf[20] = (1 << 5) | ATA_REG_FEATURE;
512 buf[21] = feature;
513 buf[22] = (1 << 5) | ATA_REG_BYTEL;
514 buf[23] = nbytes & 0xFF;
515 buf[24] = (1 << 5) | ATA_REG_BYTEH;
516 buf[25] = (nbytes >> 8) & 0xFF;
517
518 /* send ATAPI packet command 0xA0 */
519 buf[26] = (1 << 5) | ATA_REG_CMD;
520 buf[27] = ATA_CMD_PACKET;
521
522 /* select drive and check DRQ */
523 buf[28] = (1 << 5) | ATA_REG_DEVICE | PDC_PKT_WAIT_DRDY;
524 buf[29] = dev_sel;
525
95006188
MP		 526 /* we can represent cdb lengths 2/4/6/8/10/12/14/16 */
527 BUG_ON(cdb_len & ~0x1E);
528
4113bb6b
MP		 529 /* append the CDB as the final part */
530 buf[30] = (((cdb_len >> 1) & 7) << 5) | ATA_REG_DATA | PDC_LAST_REG;
531 memcpy(buf+31, cdb, cdb_len);
95006188
MP		 532}
533
1da177e4
LT		 534static void pdc_qc_prep(struct ata_queued_cmd *qc)
535{
536 struct pdc_port_priv *pp = qc->ap->private_data;
537 unsigned int i;
538
539 VPRINTK("ENTER\n");
540
541 switch (qc->tf.protocol) {
542 case ATA_PROT_DMA:
543 ata_qc_prep(qc);
544 /* fall through */
545
546 case ATA_PROT_NODATA:
547 i = pdc_pkt_header(&qc->tf, qc->ap->prd_dma,
548 qc->dev->devno, pp->pkt);
549
550 if (qc->tf.flags & ATA_TFLAG_LBA48)
551 i = pdc_prep_lba48(&qc->tf, pp->pkt, i);
552 else
553 i = pdc_prep_lba28(&qc->tf, pp->pkt, i);
554
555 pdc_pkt_footer(&qc->tf, pp->pkt, i);
556 break;
557
95006188 558 case ATA_PROT_ATAPI:
95006188
MP		 559 ata_qc_prep(qc);
560 break;
561
562 case ATA_PROT_ATAPI_DMA:
563 ata_qc_prep(qc);
fba6edbd
MP		 564 /*FALLTHROUGH*/
565 case ATA_PROT_ATAPI_NODATA:
566 pdc_atapi_pkt(qc);
95006188
MP		 567 break;
568
1da177e4
LT		 569 default:
570 break;
571 }
572}
573
25b93d81
MP		 574static void pdc_freeze(struct ata_port *ap)
575{
576 void __iomem *mmio = (void __iomem *) ap->ioaddr.cmd_addr;
577 u32 tmp;
578
579 tmp = readl(mmio + PDC_CTLSTAT);
580 tmp |= PDC_IRQ_DISABLE;
581 tmp &= ~PDC_DMA_ENABLE;
582 writel(tmp, mmio + PDC_CTLSTAT);
583 readl(mmio + PDC_CTLSTAT); /* flush */
584}
585
586static void pdc_thaw(struct ata_port *ap)
587{
588 void __iomem *mmio = (void __iomem *) ap->ioaddr.cmd_addr;
589 u32 tmp;
590
591 /* clear IRQ */
592 readl(mmio + PDC_INT_SEQMASK);
593
594 /* turn IRQ back on */
595 tmp = readl(mmio + PDC_CTLSTAT);
596 tmp &= ~PDC_IRQ_DISABLE;
597 writel(tmp, mmio + PDC_CTLSTAT);
598 readl(mmio + PDC_CTLSTAT); /* flush */
599}
600
724114a5 601static void pdc_common_error_handler(struct ata_port *ap, ata_reset_fn_t hardreset)
25b93d81 602{
25b93d81
MP		 603 if (!(ap->pflags & ATA_PFLAG_FROZEN))
604 pdc_reset_port(ap);
605
25b93d81 606 /* perform recovery */
e2a9752a 607 ata_do_eh(ap, ata_std_prereset, ata_std_softreset, hardreset,
25b93d81
MP		 608 ata_std_postreset);
609}
610
724114a5
MP		 611static void pdc_pata_error_handler(struct ata_port *ap)
612{
613 pdc_common_error_handler(ap, NULL);
614}
615
616static void pdc_sata_error_handler(struct ata_port *ap)
617{
618 pdc_common_error_handler(ap, sata_std_hardreset);
619}
620
25b93d81
MP		 621static void pdc_post_internal_cmd(struct ata_queued_cmd *qc)
622{
623 struct ata_port *ap = qc->ap;
624
25b93d81 625 /* make DMA engine forget about the failed command */
a51d644a 626 if (qc->flags & ATA_QCFLAG_FAILED)
25b93d81
MP		 627 pdc_reset_port(ap);
628}
629
176efb05
MP		 630static void pdc_error_intr(struct ata_port *ap, struct ata_queued_cmd *qc,
631 u32 port_status, u32 err_mask)
632{
633 struct ata_eh_info *ehi = &ap->eh_info;
634 unsigned int ac_err_mask = 0;
635
636 ata_ehi_clear_desc(ehi);
637 ata_ehi_push_desc(ehi, "port_status 0x%08x", port_status);
638 port_status &= err_mask;
639
640 if (port_status & PDC_DRIVE_ERR)
641 ac_err_mask |= AC_ERR_DEV;
642 if (port_status & (PDC_OVERRUN_ERR | PDC_UNDERRUN_ERR))
643 ac_err_mask |= AC_ERR_HSM;
644 if (port_status & (PDC2_ATA_HBA_ERR | PDC2_ATA_DMA_CNT_ERR))
645 ac_err_mask |= AC_ERR_ATA_BUS;
646 if (port_status & (PDC_PH_ERR | PDC_SH_ERR | PDC_DH_ERR | PDC2_HTO_ERR
647 | PDC_PCI_SYS_ERR | PDC1_PCI_PARITY_ERR))
648 ac_err_mask |= AC_ERR_HOST_BUS;
649
ce2d3abc
MP		 650 if (sata_scr_valid(ap))
651 ehi->serror |= pdc_sata_scr_read(ap, SCR_ERROR);
652
176efb05 653 qc->err_mask |= ac_err_mask;
ce2d3abc
MP		 654
655 pdc_reset_port(ap);
8ffcfd9d
MP		 656
657 ata_port_abort(ap);
176efb05
MP		 658}
659
1da177e4
LT		 660static inline unsigned int pdc_host_intr( struct ata_port *ap,
661 struct ata_queued_cmd *qc)
662{
a22e2eb0 663 unsigned int handled = 0;
176efb05 664 void __iomem *port_mmio = ap->ioaddr.cmd_addr;
176efb05
MP		 665 u32 port_status, err_mask;
666
667 err_mask = PDC_ERR_MASK;
eca25dca 668 if (ap->flags & PDC_FLAG_GEN_II)
176efb05
MP		 669 err_mask &= ~PDC1_ERR_MASK;
670 else
671 err_mask &= ~PDC2_ERR_MASK;
672 port_status = readl(port_mmio + PDC_GLOBAL_CTL);
673 if (unlikely(port_status & err_mask)) {
674 pdc_error_intr(ap, qc, port_status, err_mask);
675 return 1;
1da177e4
LT		 676 }
677
678 switch (qc->tf.protocol) {
679 case ATA_PROT_DMA:
680 case ATA_PROT_NODATA:
95006188 681 case ATA_PROT_ATAPI_DMA:
fba6edbd 682 case ATA_PROT_ATAPI_NODATA:
a22e2eb0
AL		 683 qc->err_mask |= ac_err_mask(ata_wait_idle(ap));
684 ata_qc_complete(qc);
1da177e4
LT		 685 handled = 1;
686 break;
687
688 default:
ee500aab
AL		 689 ap->stats.idle_irq++;
690 break;
1da177e4
LT		 691 }
692
ee500aab 693 return handled;
1da177e4
LT		 694}
695
696static void pdc_irq_clear(struct ata_port *ap)
697{
cca3974e 698 struct ata_host *host = ap->host;
0d5ff566 699 void __iomem *mmio = host->iomap[PDC_MMIO_BAR];
1da177e4
LT		 700
701 readl(mmio + PDC_INT_SEQMASK);
702}
703
7d12e780 704static irqreturn_t pdc_interrupt (int irq, void *dev_instance)
1da177e4 705{
cca3974e 706 struct ata_host *host = dev_instance;
1da177e4
LT		 707 struct ata_port *ap;
708 u32 mask = 0;
709 unsigned int i, tmp;
710 unsigned int handled = 0;
ea6ba10b 711 void __iomem *mmio_base;
1da177e4
LT		 712
713 VPRINTK("ENTER\n");
714
0d5ff566 715 if (!host || !host->iomap[PDC_MMIO_BAR]) {
1da177e4
LT		 716 VPRINTK("QUICK EXIT\n");
717 return IRQ_NONE;
718 }
719
0d5ff566 720 mmio_base = host->iomap[PDC_MMIO_BAR];
1da177e4
LT		 721
722 /* reading should also clear interrupts */
723 mask = readl(mmio_base + PDC_INT_SEQMASK);
724
725 if (mask == 0xffffffff) {
726 VPRINTK("QUICK EXIT 2\n");
727 return IRQ_NONE;
728 }
6340f019 729
cca3974e 730 spin_lock(&host->lock);
6340f019 731
1da177e4
LT		 732 mask &= 0xffff; /* only 16 tags possible */
733 if (!mask) {
734 VPRINTK("QUICK EXIT 3\n");
6340f019 735 goto done_irq;
1da177e4
LT		 736 }
737
1da177e4
LT		 738 writel(mask, mmio_base + PDC_INT_SEQMASK);
739
cca3974e 740 for (i = 0; i < host->n_ports; i++) {
1da177e4 741 VPRINTK("port %u\n", i);
cca3974e 742 ap = host->ports[i];
1da177e4 743 tmp = mask & (1 << (i + 1));
c1389503 744 if (tmp && ap &&
029f5468 745 !(ap->flags & ATA_FLAG_DISABLED)) {
1da177e4
LT		 746 struct ata_queued_cmd *qc;
747
748 qc = ata_qc_from_tag(ap, ap->active_tag);
e50362ec 749 if (qc && (!(qc->tf.flags & ATA_TFLAG_POLLING)))
1da177e4
LT		 750 handled += pdc_host_intr(ap, qc);
751 }
752 }
753
1da177e4
LT		 754 VPRINTK("EXIT\n");
755
6340f019 756done_irq:
cca3974e 757 spin_unlock(&host->lock);
1da177e4
LT		 758 return IRQ_RETVAL(handled);
759}
760
761static inline void pdc_packet_start(struct ata_queued_cmd *qc)
762{
763 struct ata_port *ap = qc->ap;
764 struct pdc_port_priv *pp = ap->private_data;
0d5ff566 765 void __iomem *mmio = ap->host->iomap[PDC_MMIO_BAR];
1da177e4
LT		 766 unsigned int port_no = ap->port_no;
767 u8 seq = (u8) (port_no + 1);
768
769 VPRINTK("ENTER, ap %p\n", ap);
770
0d5ff566
TH		 771 writel(0x00000001, mmio + (seq * 4));
772 readl(mmio + (seq * 4)); /* flush */
1da177e4
LT		 773
774 pp->pkt[2] = seq;
775 wmb(); /* flush PRD, pkt writes */
0d5ff566
TH		 776 writel(pp->pkt_dma, ap->ioaddr.cmd_addr + PDC_PKT_SUBMIT);
777 readl(ap->ioaddr.cmd_addr + PDC_PKT_SUBMIT); /* flush */
1da177e4
LT		 778}
779
9a3d9eb0 780static unsigned int pdc_qc_issue_prot(struct ata_queued_cmd *qc)
1da177e4
LT		 781{
782 switch (qc->tf.protocol) {
fba6edbd
MP		 783 case ATA_PROT_ATAPI_NODATA:
784 if (qc->dev->flags & ATA_DFLAG_CDB_INTR)
785 break;
786 /*FALLTHROUGH*/
95006188 787 case ATA_PROT_ATAPI_DMA:
1da177e4
LT		 788 case ATA_PROT_DMA:
789 case ATA_PROT_NODATA:
790 pdc_packet_start(qc);
791 return 0;
792
1da177e4
LT		 793 default:
794 break;
795 }
796
797 return ata_qc_issue_prot(qc);
798}
799
057ace5e 800static void pdc_tf_load_mmio(struct ata_port *ap, const struct ata_taskfile *tf)
1da177e4
LT		 801{
802 WARN_ON (tf->protocol == ATA_PROT_DMA ||
803 tf->protocol == ATA_PROT_NODATA);
804 ata_tf_load(ap, tf);
805}
806
807
057ace5e 808static void pdc_exec_command_mmio(struct ata_port *ap, const struct ata_taskfile *tf)
1da177e4
LT		 809{
810 WARN_ON (tf->protocol == ATA_PROT_DMA ||
811 tf->protocol == ATA_PROT_NODATA);
812 ata_exec_command(ap, tf);
813}
814
95006188
MP		 815static int pdc_check_atapi_dma(struct ata_queued_cmd *qc)
816{
817 u8 *scsicmd = qc->scsicmd->cmnd;
818 int pio = 1; /* atapi dma off by default */
819
820 /* Whitelist commands that may use DMA. */
821 switch (scsicmd[0]) {
822 case WRITE_12:
823 case WRITE_10:
824 case WRITE_6:
825 case READ_12:
826 case READ_10:
827 case READ_6:
828 case 0xad: /* READ_DVD_STRUCTURE */
829 case 0xbe: /* READ_CD */
830 pio = 0;
831 }
832 /* -45150 (FFFF4FA2) to -1 (FFFFFFFF) shall use PIO mode */
833 if (scsicmd[0] == WRITE_10) {
834 unsigned int lba;
835 lba = (scsicmd[2] << 24) | (scsicmd[3] << 16) | (scsicmd[4] << 8) | scsicmd[5];
836 if (lba >= 0xFFFF4FA2)
837 pio = 1;
838 }
839 return pio;
840}
841
724114a5 842static int pdc_old_sata_check_atapi_dma(struct ata_queued_cmd *qc)
95006188 843{
95006188 844 /* First generation chips cannot use ATAPI DMA on SATA ports */
724114a5 845 return 1;
95006188 846}
1da177e4 847
eca25dca
TH		 848static void pdc_ata_setup_port(struct ata_port *ap,
849 void __iomem *base, void __iomem *scr_addr)
1da177e4 850{
eca25dca
TH		 851 ap->ioaddr.cmd_addr = base;
852 ap->ioaddr.data_addr = base;
853 ap->ioaddr.feature_addr =
854 ap->ioaddr.error_addr = base + 0x4;
855 ap->ioaddr.nsect_addr = base + 0x8;
856 ap->ioaddr.lbal_addr = base + 0xc;
857 ap->ioaddr.lbam_addr = base + 0x10;
858 ap->ioaddr.lbah_addr = base + 0x14;
859 ap->ioaddr.device_addr = base + 0x18;
860 ap->ioaddr.command_addr =
861 ap->ioaddr.status_addr = base + 0x1c;
862 ap->ioaddr.altstatus_addr =
863 ap->ioaddr.ctl_addr = base + 0x38;
864 ap->ioaddr.scr_addr = scr_addr;
1da177e4
LT		 865}
866
867
eca25dca 868static void pdc_host_init(struct ata_host *host)
1da177e4 869{
eca25dca
TH		 870 void __iomem *mmio = host->iomap[PDC_MMIO_BAR];
871 int is_gen2 = host->ports[0]->flags & PDC_FLAG_GEN_II;
d324d462 872 int hotplug_offset;
1da177e4
LT		 873 u32 tmp;
874
eca25dca 875 if (is_gen2)
d324d462
MP		 876 hotplug_offset = PDC2_SATA_PLUG_CSR;
877 else
878 hotplug_offset = PDC_SATA_PLUG_CSR;
879
1da177e4
LT		 880 /*
881 * Except for the hotplug stuff, this is voodoo from the
882 * Promise driver. Label this entire section
883 * "TODO: figure out why we do this"
884 */
885
b2d1eee1 886 /* enable BMR_BURST, maybe change FIFO_SHD to 8 dwords */
1da177e4 887 tmp = readl(mmio + PDC_FLASH_CTL);
b2d1eee1 888 tmp |= 0x02000; /* bit 13 (enable bmr burst) */
eca25dca 889 if (!is_gen2)
b2d1eee1 890 tmp |= 0x10000; /* bit 16 (fifo threshold at 8 dw) */
1da177e4
LT		 891 writel(tmp, mmio + PDC_FLASH_CTL);
892
893 /* clear plug/unplug flags for all ports */
6340f019
LK		 894 tmp = readl(mmio + hotplug_offset);
895 writel(tmp | 0xff, mmio + hotplug_offset);
1da177e4
LT		 896
897 /* mask plug/unplug ints */
6340f019
LK		 898 tmp = readl(mmio + hotplug_offset);
899 writel(tmp | 0xff0000, mmio + hotplug_offset);
1da177e4 900
b2d1eee1 901 /* don't initialise TBG or SLEW on 2nd generation chips */
eca25dca 902 if (is_gen2)
b2d1eee1
MP		 903 return;
904
1da177e4
LT		 905 /* reduce TBG clock to 133 Mhz. */
906 tmp = readl(mmio + PDC_TBG_MODE);
907 tmp &= ~0x30000; /* clear bit 17, 16*/
908 tmp |= 0x10000; /* set bit 17:16 = 0:1 */
909 writel(tmp, mmio + PDC_TBG_MODE);
910
911 readl(mmio + PDC_TBG_MODE); /* flush */
912 msleep(10);
913
914 /* adjust slew rate control register. */
915 tmp = readl(mmio + PDC_SLEW_CTL);
916 tmp &= 0xFFFFF03F; /* clear bit 11 ~ 6 */
917 tmp |= 0x00000900; /* set bit 11-9 = 100b , bit 8-6 = 100 */
918 writel(tmp, mmio + PDC_SLEW_CTL);
919}
920
921static int pdc_ata_init_one (struct pci_dev *pdev, const struct pci_device_id *ent)
922{
923 static int printed_version;
eca25dca
TH		 924 const struct ata_port_info *pi = &pdc_port_info[ent->driver_data];
925 const struct ata_port_info *ppi[PDC_MAX_PORTS];
926 struct ata_host *host;
0d5ff566 927 void __iomem *base;
eca25dca 928 int n_ports, i, rc;
5ac2fe57 929 int is_sataii_tx4;
1da177e4
LT		 930
931 if (!printed_version++)
a9524a76 932 dev_printk(KERN_DEBUG, &pdev->dev, "version " DRV_VERSION "\n");
1da177e4 933
eca25dca 934 /* enable and acquire resources */
24dc5f33 935 rc = pcim_enable_device(pdev);
1da177e4
LT		 936 if (rc)
937 return rc;
938
0d5ff566
TH		 939 rc = pcim_iomap_regions(pdev, 1 << PDC_MMIO_BAR, DRV_NAME);
940 if (rc == -EBUSY)
24dc5f33 941 pcim_pin_device(pdev);
0d5ff566 942 if (rc)
24dc5f33 943 return rc;
eca25dca 944 base = pcim_iomap_table(pdev)[PDC_MMIO_BAR];
1da177e4 945
eca25dca
TH		 946 /* determine port configuration and setup host */
947 n_ports = 2;
948 if (pi->flags & PDC_FLAG_4_PORTS)
949 n_ports = 4;
950 for (i = 0; i < n_ports; i++)
951 ppi[i] = pi;
1da177e4 952
eca25dca
TH		 953 if (pi->flags & PDC_FLAG_SATA_PATA) {
954 u8 tmp = readb(base + PDC_FLASH_CTL+1);
955 if (!(tmp & 0x80)) {
956 ppi[n_ports++] = pi + 1;
957 dev_printk(KERN_INFO, &pdev->dev, "PATA port found\n");
958 }
959 }
1da177e4 960
eca25dca
TH		 961 host = ata_host_alloc_pinfo(&pdev->dev, ppi, n_ports);
962 if (!host) {
963 dev_printk(KERN_ERR, &pdev->dev, "failed to allocate host\n");
24dc5f33 964 return -ENOMEM;
1da177e4 965 }
eca25dca 966 host->iomap = pcim_iomap_table(pdev);
1da177e4 967
5ac2fe57
MP		 968 is_sataii_tx4 = 0;
969 if ((pi->flags & (PDC_FLAG_GEN_II|PDC_FLAG_4_PORTS)) == (PDC_FLAG_GEN_II|PDC_FLAG_4_PORTS)) {
970 is_sataii_tx4 = 1;
971 dev_printk(KERN_INFO, &pdev->dev, "applying SATAII TX4 port numbering workaround\n");
972 }
973 for (i = 0; i < host->n_ports; i++) {
974 static const unsigned char sataii_tx4_port_remap[4] = { 3, 1, 0, 2};
975 int ata_nr;
976
977 ata_nr = i;
978 if (is_sataii_tx4)
979 ata_nr = sataii_tx4_port_remap[i];
980
eca25dca 981 pdc_ata_setup_port(host->ports[i],
5ac2fe57
MP		 982 base + 0x200 + ata_nr * 0x80,
983 base + 0x400 + ata_nr * 0x100);
984 }
1da177e4
LT		 985
986 /* initialize adapter */
eca25dca 987 pdc_host_init(host);
1da177e4 988
eca25dca
TH		 989 rc = pci_set_dma_mask(pdev, ATA_DMA_MASK);
990 if (rc)
991 return rc;
992 rc = pci_set_consistent_dma_mask(pdev, ATA_DMA_MASK);
993 if (rc)
994 return rc;
1da177e4 995
eca25dca
TH		 996 /* start host, request IRQ and attach */
997 pci_set_master(pdev);
998 return ata_host_activate(host, pdev->irq, pdc_interrupt, IRQF_SHARED,
999 &pdc_ata_sht);
1da177e4
LT		 1000}
1001
1002
1003static int __init pdc_ata_init(void)
1004{
b7887196 1005 return pci_register_driver(&pdc_ata_pci_driver);
1da177e4
LT		 1006}
1007
1008
1009static void __exit pdc_ata_exit(void)
1010{
1011 pci_unregister_driver(&pdc_ata_pci_driver);
1012}
1013
1014
1015MODULE_AUTHOR("Jeff Garzik");
f497ba73 1016MODULE_DESCRIPTION("Promise ATA TX2/TX4/TX4000 low-level driver");
1da177e4
LT		 1017MODULE_LICENSE("GPL");
1018MODULE_DEVICE_TABLE(pci, pdc_ata_pci_tbl);
1019MODULE_VERSION(DRV_VERSION);
1020
1021module_init(pdc_ata_init);
1022module_exit(pdc_ata_exit);
Linux 6.x block layer and io_uring tree(s)