[linux-2.6-block.git] / drivers / ata / pata_atiixp.c

/*
 * pata_atiixp.c 	- ATI PATA for new ATA layer
 *			  (C) 2005 Red Hat Inc
 *
 * Based on
 *
 *  linux/drivers/ide/pci/atiixp.c	Version 0.01-bart2	Feb. 26, 2004
 *
 *  Copyright (C) 2003 ATI Inc. <hyu@ati.com>
 *  Copyright (C) 2004 Bartlomiej Zolnierkiewicz
 *
 */

#include <linux/kernel.h>
#include <linux/module.h>
#include <linux/pci.h>
#include <linux/init.h>
#include <linux/blkdev.h>
#include <linux/delay.h>
#include <scsi/scsi_host.h>
#include <linux/libata.h>

#define DRV_NAME "pata_atiixp"
#define DRV_VERSION "0.4.6"

enum {
	ATIIXP_IDE_PIO_TIMING	= 0x40,
	ATIIXP_IDE_MWDMA_TIMING	= 0x44,
	ATIIXP_IDE_PIO_CONTROL	= 0x48,
	ATIIXP_IDE_PIO_MODE	= 0x4a,
	ATIIXP_IDE_UDMA_CONTROL	= 0x54,
	ATIIXP_IDE_UDMA_MODE 	= 0x56
};

static int atiixp_pre_reset(struct ata_link *link, unsigned long deadline)
{
	struct ata_port *ap = link->ap;
	static const struct pci_bits atiixp_enable_bits[] = {
		{ 0x48, 1, 0x01, 0x00 },
		{ 0x48, 1, 0x08, 0x00 }
	};
	struct pci_dev *pdev = to_pci_dev(ap->host->dev);

	if (!pci_test_config_bits(pdev, &atiixp_enable_bits[ap->port_no]))
		return -ENOENT;

	return ata_sff_prereset(link, deadline);
}

static int atiixp_cable_detect(struct ata_port *ap)
{
	struct pci_dev *pdev = to_pci_dev(ap->host->dev);
	u8 udma;

	/* Hack from drivers/ide/pci. Really we want to know how to do the
	   raw detection not play follow the bios mode guess */
	pci_read_config_byte(pdev, ATIIXP_IDE_UDMA_MODE + ap->port_no, &udma);
	if ((udma & 0x07) >= 0x04 || (udma & 0x70) >= 0x40)
		return  ATA_CBL_PATA80;
	return ATA_CBL_PATA40;
}

/**
 *	atiixp_set_pio_timing	-	set initial PIO mode data
 *	@ap: ATA interface
 *	@adev: ATA device
 *
 *	Called by both the pio and dma setup functions to set the controller
 *	timings for PIO transfers. We must load both the mode number and
 *	timing values into the controller.
 */

static void atiixp_set_pio_timing(struct ata_port *ap, struct ata_device *adev, int pio)
{
	static u8 pio_timings[5] = { 0x5D, 0x47, 0x34, 0x22, 0x20 };

	struct pci_dev *pdev = to_pci_dev(ap->host->dev);
	int dn = 2 * ap->port_no + adev->devno;

	/* Check this is correct - the order is odd in both drivers */
	int timing_shift = (16 * ap->port_no) + 8 * (adev->devno ^ 1);
	u16 pio_mode_data, pio_timing_data;

	pci_read_config_word(pdev, ATIIXP_IDE_PIO_MODE, &pio_mode_data);
	pio_mode_data &= ~(0x7 << (4 * dn));
	pio_mode_data |= pio << (4 * dn);
	pci_write_config_word(pdev, ATIIXP_IDE_PIO_MODE, pio_mode_data);

	pci_read_config_word(pdev, ATIIXP_IDE_PIO_TIMING, &pio_timing_data);
	pio_timing_data &= ~(0xFF << timing_shift);
	pio_timing_data |= (pio_timings[pio] << timing_shift);
	pci_write_config_word(pdev, ATIIXP_IDE_PIO_TIMING, pio_timing_data);
}

/**
 *	atiixp_set_piomode	-	set initial PIO mode data
 *	@ap: ATA interface
 *	@adev: ATA device
 *
 *	Called to do the PIO mode setup. We use a shared helper for this
 *	as the DMA setup must also adjust the PIO timing information.
 */

static void atiixp_set_piomode(struct ata_port *ap, struct ata_device *adev)
{
	atiixp_set_pio_timing(ap, adev, adev->pio_mode - XFER_PIO_0);
}

/**
 *	atiixp_set_dmamode	-	set initial DMA mode data
 *	@ap: ATA interface
 *	@adev: ATA device
 *
 *	Called to do the DMA mode setup. We use timing tables for most
 *	modes but must tune an appropriate PIO mode to match.
 */

static void atiixp_set_dmamode(struct ata_port *ap, struct ata_device *adev)
{
	static u8 mwdma_timings[5] = { 0x77, 0x21, 0x20 };

	struct pci_dev *pdev = to_pci_dev(ap->host->dev);
	int dma = adev->dma_mode;
	int dn = 2 * ap->port_no + adev->devno;
	int wanted_pio;

	if (adev->dma_mode >= XFER_UDMA_0) {
		u16 udma_mode_data;

		dma -= XFER_UDMA_0;

		pci_read_config_word(pdev, ATIIXP_IDE_UDMA_MODE, &udma_mode_data);
		udma_mode_data &= ~(0x7 << (4 * dn));
		udma_mode_data |= dma << (4 * dn);
		pci_write_config_word(pdev, ATIIXP_IDE_UDMA_MODE, udma_mode_data);
	} else {
		u16 mwdma_timing_data;
		/* Check this is correct - the order is odd in both drivers */
		int timing_shift = (16 * ap->port_no) + 8 * (adev->devno ^ 1);

		dma -= XFER_MW_DMA_0;

		pci_read_config_word(pdev, ATIIXP_IDE_MWDMA_TIMING, &mwdma_timing_data);
		mwdma_timing_data &= ~(0xFF << timing_shift);
		mwdma_timing_data |= (mwdma_timings[dma] << timing_shift);
		pci_write_config_word(pdev, ATIIXP_IDE_MWDMA_TIMING, mwdma_timing_data);
	}
	/*
	 *	We must now look at the PIO mode situation. We may need to
	 *	adjust the PIO mode to keep the timings acceptable
	 */
	 if (adev->dma_mode >= XFER_MW_DMA_2)
	 	wanted_pio = 4;
	else if (adev->dma_mode == XFER_MW_DMA_1)
		wanted_pio = 3;
	else if (adev->dma_mode == XFER_MW_DMA_0)
		wanted_pio = 0;
	else BUG();

	if (adev->pio_mode != wanted_pio)
		atiixp_set_pio_timing(ap, adev, wanted_pio);
}

/**
 *	atiixp_bmdma_start	-	DMA start callback
 *	@qc: Command in progress
 *
 *	When DMA begins we need to ensure that the UDMA control
 *	register for the channel is correctly set.
 *
 *	Note: The host lock held by the libata layer protects
 *	us from two channels both trying to set DMA bits at once
 */

static void atiixp_bmdma_start(struct ata_queued_cmd *qc)
{
	struct ata_port *ap = qc->ap;
	struct ata_device *adev = qc->dev;

	struct pci_dev *pdev = to_pci_dev(ap->host->dev);
	int dn = (2 * ap->port_no) + adev->devno;
	u16 tmp16;

	pci_read_config_word(pdev, ATIIXP_IDE_UDMA_CONTROL, &tmp16);
	if (ata_using_udma(adev))
		tmp16 |= (1 << dn);
	else
		tmp16 &= ~(1 << dn);
	pci_write_config_word(pdev, ATIIXP_IDE_UDMA_CONTROL, tmp16);
	ata_bmdma_start(qc);
}

/**
 *	atiixp_dma_stop	-	DMA stop callback
 *	@qc: Command in progress
 *
 *	DMA has completed. Clear the UDMA flag as the next operations will
 *	be PIO ones not UDMA data transfer.
 *
 *	Note: The host lock held by the libata layer protects
 *	us from two channels both trying to set DMA bits at once
 */

static void atiixp_bmdma_stop(struct ata_queued_cmd *qc)
{
	struct ata_port *ap = qc->ap;
	struct pci_dev *pdev = to_pci_dev(ap->host->dev);
	int dn = (2 * ap->port_no) + qc->dev->devno;
	u16 tmp16;

	pci_read_config_word(pdev, ATIIXP_IDE_UDMA_CONTROL, &tmp16);
	tmp16 &= ~(1 << dn);
	pci_write_config_word(pdev, ATIIXP_IDE_UDMA_CONTROL, tmp16);
	ata_bmdma_stop(qc);
}

static struct scsi_host_template atiixp_sht = {
	ATA_BMDMA_SHT(DRV_NAME),
	.sg_tablesize		= LIBATA_DUMB_MAX_PRD,
};

static struct ata_port_operations atiixp_port_ops = {
	.inherits	= &ata_bmdma_port_ops,

	.qc_prep 	= ata_sff_dumb_qc_prep,
	.bmdma_start 	= atiixp_bmdma_start,
	.bmdma_stop	= atiixp_bmdma_stop,

	.cable_detect	= atiixp_cable_detect,
	.set_piomode	= atiixp_set_piomode,
	.set_dmamode	= atiixp_set_dmamode,
	.prereset	= atiixp_pre_reset,
};

static int atiixp_init_one(struct pci_dev *dev, const struct pci_device_id *id)
{
	static const struct ata_port_info info = {
		.flags = ATA_FLAG_SLAVE_POSS,
		.pio_mask = 0x1f,
		.mwdma_mask = 0x06,	/* No MWDMA0 support */
		.udma_mask = 0x3F,
		.port_ops = &atiixp_port_ops
	};
	const struct ata_port_info *ppi[] = { &info, NULL };
	return ata_pci_sff_init_one(dev, ppi, &atiixp_sht, NULL);
}

static const struct pci_device_id atiixp[] = {
	{ PCI_VDEVICE(ATI, PCI_DEVICE_ID_ATI_IXP200_IDE), },
	{ PCI_VDEVICE(ATI, PCI_DEVICE_ID_ATI_IXP300_IDE), },
	{ PCI_VDEVICE(ATI, PCI_DEVICE_ID_ATI_IXP400_IDE), },
	{ PCI_VDEVICE(ATI, PCI_DEVICE_ID_ATI_IXP600_IDE), },
	{ PCI_VDEVICE(ATI, PCI_DEVICE_ID_ATI_IXP700_IDE), },

	{ },
};

static struct pci_driver atiixp_pci_driver = {
	.name 		= DRV_NAME,
	.id_table	= atiixp,
	.probe 		= atiixp_init_one,
	.remove		= ata_pci_remove_one,
#ifdef CONFIG_PM
	.resume		= ata_pci_device_resume,
	.suspend	= ata_pci_device_suspend,
#endif
};

static int __init atiixp_init(void)
{
	return pci_register_driver(&atiixp_pci_driver);
}


static void __exit atiixp_exit(void)
{
	pci_unregister_driver(&atiixp_pci_driver);
}

MODULE_AUTHOR("Alan Cox");
MODULE_DESCRIPTION("low-level driver for ATI IXP200/300/400");
MODULE_LICENSE("GPL");
MODULE_DEVICE_TABLE(pci, atiixp);
MODULE_VERSION(DRV_VERSION);

module_init(atiixp_init);
module_exit(atiixp_exit);
Commit	Line	Data
669a5db4 JG	1	/*
	2	* pata_atiixp.c - ATI PATA for new ATA layer
	3	* (C) 2005 Red Hat Inc
669a5db4 JG	4	*
	5	* Based on
	6	*
	7	* linux/drivers/ide/pci/atiixp.c Version 0.01-bart2 Feb. 26, 2004
	8	*
	9	* Copyright (C) 2003 ATI Inc. <hyu@ati.com>
	10	* Copyright (C) 2004 Bartlomiej Zolnierkiewicz
	11	*
	12	*/
	13
	14	#include <linux/kernel.h>
	15	#include <linux/module.h>
	16	#include <linux/pci.h>
	17	#include <linux/init.h>
	18	#include <linux/blkdev.h>
	19	#include <linux/delay.h>
	20	#include <scsi/scsi_host.h>
	21	#include <linux/libata.h>
	22
	23	#define DRV_NAME "pata_atiixp"
2a3103ce	24	#define DRV_VERSION "0.4.6"
669a5db4 JG	25
	26	enum {
	27	ATIIXP_IDE_PIO_TIMING = 0x40,
	28	ATIIXP_IDE_MWDMA_TIMING = 0x44,
	29	ATIIXP_IDE_PIO_CONTROL = 0x48,
	30	ATIIXP_IDE_PIO_MODE = 0x4a,
	31	ATIIXP_IDE_UDMA_CONTROL = 0x54,
	32	ATIIXP_IDE_UDMA_MODE = 0x56
	33	};
	34
cc0680a5	35	static int atiixp_pre_reset(struct ata_link *link, unsigned long deadline)
669a5db4	36	{
cc0680a5	37	struct ata_port *ap = link->ap;
54494f3a	38	static const struct pci_bits atiixp_enable_bits[] = {
669a5db4 JG	39	{ 0x48, 1, 0x01, 0x00 },
	40	{ 0x48, 1, 0x08, 0x00 }
	41	};
84708606	42	struct pci_dev *pdev = to_pci_dev(ap->host->dev);
669a5db4	43
c961922b AC	44	if (!pci_test_config_bits(pdev, &atiixp_enable_bits[ap->port_no]))
	45	return -ENOENT;
	46
9363c382	47	return ata_sff_prereset(link, deadline);
669a5db4 JG	48	}
669a5db4 JG	49
84708606 AC	50	static int atiixp_cable_detect(struct ata_port *ap)
	51	{
	52	struct pci_dev *pdev = to_pci_dev(ap->host->dev);
	53	u8 udma;
	54
	55	/* Hack from drivers/ide/pci. Really we want to know how to do the
	56	raw detection not play follow the bios mode guess */
	57	pci_read_config_byte(pdev, ATIIXP_IDE_UDMA_MODE + ap->port_no, &udma);
	58	if ((udma & 0x07) >= 0x04 \|\| (udma & 0x70) >= 0x40)
	59	return ATA_CBL_PATA80;
	60	return ATA_CBL_PATA40;
	61	}
	62
669a5db4 JG	63	/**
	64	* atiixp_set_pio_timing - set initial PIO mode data
	65	* @ap: ATA interface
	66	* @adev: ATA device
	67	*
	68	* Called by both the pio and dma setup functions to set the controller
	69	* timings for PIO transfers. We must load both the mode number and
	70	* timing values into the controller.
	71	*/
	72
	73	static void atiixp_set_pio_timing(struct ata_port ap, struct ata_device adev, int pio)
	74	{
	75	static u8 pio_timings[5] = { 0x5D, 0x47, 0x34, 0x22, 0x20 };
	76
	77	struct pci_dev *pdev = to_pci_dev(ap->host->dev);
	78	int dn = 2 * ap->port_no + adev->devno;
	79
	80	/* Check this is correct - the order is odd in both drivers */
	81	int timing_shift = (16 * ap->port_no) + 8 * (adev->devno ^ 1);
	82	u16 pio_mode_data, pio_timing_data;
	83
	84	pci_read_config_word(pdev, ATIIXP_IDE_PIO_MODE, &pio_mode_data);
	85	pio_mode_data &= ~(0x7 << (4 * dn));
	86	pio_mode_data \|= pio << (4 * dn);
	87	pci_write_config_word(pdev, ATIIXP_IDE_PIO_MODE, pio_mode_data);
	88
	89	pci_read_config_word(pdev, ATIIXP_IDE_PIO_TIMING, &pio_timing_data);
d7b5a23f JG	90	pio_timing_data &= ~(0xFF << timing_shift);
d7b5a23f JG	91	pio_timing_data \|= (pio_timings[pio] << timing_shift);
669a5db4 JG	92	pci_write_config_word(pdev, ATIIXP_IDE_PIO_TIMING, pio_timing_data);
	93	}
	94
	95	/**
	96	* atiixp_set_piomode - set initial PIO mode data
	97	* @ap: ATA interface
	98	* @adev: ATA device
	99	*
	100	* Called to do the PIO mode setup. We use a shared helper for this
	101	* as the DMA setup must also adjust the PIO timing information.
	102	*/
	103
	104	static void atiixp_set_piomode(struct ata_port ap, struct ata_device adev)
	105	{
	106	atiixp_set_pio_timing(ap, adev, adev->pio_mode - XFER_PIO_0);
	107	}
	108
	109	/**
	110	* atiixp_set_dmamode - set initial DMA mode data
	111	* @ap: ATA interface
	112	* @adev: ATA device
	113	*
	114	* Called to do the DMA mode setup. We use timing tables for most
	115	* modes but must tune an appropriate PIO mode to match.
	116	*/
	117
	118	static void atiixp_set_dmamode(struct ata_port ap, struct ata_device adev)
	119	{
	120	static u8 mwdma_timings[5] = { 0x77, 0x21, 0x20 };
	121
	122	struct pci_dev *pdev = to_pci_dev(ap->host->dev);
	123	int dma = adev->dma_mode;
	124	int dn = 2 * ap->port_no + adev->devno;
	125	int wanted_pio;
	126
	127	if (adev->dma_mode >= XFER_UDMA_0) {
	128	u16 udma_mode_data;
	129
	130	dma -= XFER_UDMA_0;
	131
	132	pci_read_config_word(pdev, ATIIXP_IDE_UDMA_MODE, &udma_mode_data);
	133	udma_mode_data &= ~(0x7 << (4 * dn));
	134	udma_mode_data \|= dma << (4 * dn);
	135	pci_write_config_word(pdev, ATIIXP_IDE_UDMA_MODE, udma_mode_data);
	136	} else {
	137	u16 mwdma_timing_data;
	138	/* Check this is correct - the order is odd in both drivers */
	139	int timing_shift = (16 * ap->port_no) + 8 * (adev->devno ^ 1);
	140
	141	dma -= XFER_MW_DMA_0;
	142
	143	pci_read_config_word(pdev, ATIIXP_IDE_MWDMA_TIMING, &mwdma_timing_data);
	144	mwdma_timing_data &= ~(0xFF << timing_shift);
	145	mwdma_timing_data \|= (mwdma_timings[dma] << timing_shift);
	146	pci_write_config_word(pdev, ATIIXP_IDE_MWDMA_TIMING, mwdma_timing_data);
	147	}
	148	/*
	149	* We must now look at the PIO mode situation. We may need to
	150	* adjust the PIO mode to keep the timings acceptable
	151	*/
	152	if (adev->dma_mode >= XFER_MW_DMA_2)
	153	wanted_pio = 4;
	154	else if (adev->dma_mode == XFER_MW_DMA_1)
	155	wanted_pio = 3;
156	else if (adev->dma_mode == XFER_MW_DMA_0)
157	wanted_pio = 0;
158	else BUG();
159
160	if (adev->pio_mode != wanted_pio)
161	atiixp_set_pio_timing(ap, adev, wanted_pio);
162	}
163
164	/**
165	* atiixp_bmdma_start - DMA start callback
166	* @qc: Command in progress
167	*
168	* When DMA begins we need to ensure that the UDMA control
169	* register for the channel is correctly set.
21d2c925 AC	170	*
	171	* Note: The host lock held by the libata layer protects
	172	* us from two channels both trying to set DMA bits at once
669a5db4 JG	173	*/
	174
	175	static void atiixp_bmdma_start(struct ata_queued_cmd *qc)
	176	{
	177	struct ata_port *ap = qc->ap;
	178	struct ata_device *adev = qc->dev;
	179
	180	struct pci_dev *pdev = to_pci_dev(ap->host->dev);
	181	int dn = (2 * ap->port_no) + adev->devno;
	182	u16 tmp16;
	183
	184	pci_read_config_word(pdev, ATIIXP_IDE_UDMA_CONTROL, &tmp16);
b15b3eba	185	if (ata_using_udma(adev))
669a5db4 JG	186	tmp16 \|= (1 << dn);
	187	else
	188	tmp16 &= ~(1 << dn);
	189	pci_write_config_word(pdev, ATIIXP_IDE_UDMA_CONTROL, tmp16);
	190	ata_bmdma_start(qc);
	191	}
	192
	193	/**
	194	* atiixp_dma_stop - DMA stop callback
	195	* @qc: Command in progress
	196	*
	197	* DMA has completed. Clear the UDMA flag as the next operations will
	198	* be PIO ones not UDMA data transfer.
21d2c925 AC	199	*
	200	* Note: The host lock held by the libata layer protects
	201	* us from two channels both trying to set DMA bits at once
669a5db4 JG	202	*/
	203
	204	static void atiixp_bmdma_stop(struct ata_queued_cmd *qc)
	205	{
	206	struct ata_port *ap = qc->ap;
	207	struct pci_dev *pdev = to_pci_dev(ap->host->dev);
	208	int dn = (2 * ap->port_no) + qc->dev->devno;
	209	u16 tmp16;
	210
	211	pci_read_config_word(pdev, ATIIXP_IDE_UDMA_CONTROL, &tmp16);
	212	tmp16 &= ~(1 << dn);
	213	pci_write_config_word(pdev, ATIIXP_IDE_UDMA_CONTROL, tmp16);
	214	ata_bmdma_stop(qc);
	215	}
	216
	217	static struct scsi_host_template atiixp_sht = {
68d1d07b	218	ATA_BMDMA_SHT(DRV_NAME),
635adc28	219	.sg_tablesize = LIBATA_DUMB_MAX_PRD,
669a5db4 JG	220	};
	221
	222	static struct ata_port_operations atiixp_port_ops = {
029cfd6b	223	.inherits = &ata_bmdma_port_ops,
669a5db4	224
9363c382	225	.qc_prep = ata_sff_dumb_qc_prep,
669a5db4 JG	226	.bmdma_start = atiixp_bmdma_start,
669a5db4 JG	227	.bmdma_stop = atiixp_bmdma_stop,
bda30288	228
029cfd6b TH	229	.cable_detect = atiixp_cable_detect,
	230	.set_piomode = atiixp_set_piomode,
	231	.set_dmamode = atiixp_set_dmamode,
a1efdaba	232	.prereset = atiixp_pre_reset,
669a5db4 JG	233	};
	234
	235	static int atiixp_init_one(struct pci_dev dev, const struct pci_device_id id)
	236	{
1626aeb8	237	static const struct ata_port_info info = {
1d2808fd	238	.flags = ATA_FLAG_SLAVE_POSS,
669a5db4 JG	239	.pio_mask = 0x1f,
	240	.mwdma_mask = 0x06, /* No MWDMA0 support */
	241	.udma_mask = 0x3F,
	242	.port_ops = &atiixp_port_ops
	243	};
1626aeb8	244	const struct ata_port_info *ppi[] = { &info, NULL };
9363c382	245	return ata_pci_sff_init_one(dev, ppi, &atiixp_sht, NULL);
669a5db4 JG	246	}
669a5db4 JG	247
2d2744fc JG	248	static const struct pci_device_id atiixp[] = {
	249	{ PCI_VDEVICE(ATI, PCI_DEVICE_ID_ATI_IXP200_IDE), },
	250	{ PCI_VDEVICE(ATI, PCI_DEVICE_ID_ATI_IXP300_IDE), },
	251	{ PCI_VDEVICE(ATI, PCI_DEVICE_ID_ATI_IXP400_IDE), },
	252	{ PCI_VDEVICE(ATI, PCI_DEVICE_ID_ATI_IXP600_IDE), },
1ca972c2	253	{ PCI_VDEVICE(ATI, PCI_DEVICE_ID_ATI_IXP700_IDE), },
2d2744fc JG	254
2d2744fc JG	255	{ },
669a5db4 JG	256	};
	257
	258	static struct pci_driver atiixp_pci_driver = {
	259	.name = DRV_NAME,
	260	.id_table = atiixp,
	261	.probe = atiixp_init_one,
30ced0f0	262	.remove = ata_pci_remove_one,
438ac6d5	263	#ifdef CONFIG_PM
30ced0f0 A	264	.resume = ata_pci_device_resume,
30ced0f0 A	265	.suspend = ata_pci_device_suspend,
438ac6d5	266	#endif
669a5db4 JG	267	};
	268
	269	static int __init atiixp_init(void)
	270	{
	271	return pci_register_driver(&atiixp_pci_driver);
	272	}
	273
	274
	275	static void __exit atiixp_exit(void)
	276	{
	277	pci_unregister_driver(&atiixp_pci_driver);
	278	}
	279
669a5db4 JG	280	MODULE_AUTHOR("Alan Cox");
	281	MODULE_DESCRIPTION("low-level driver for ATI IXP200/300/400");
	282	MODULE_LICENSE("GPL");
	283	MODULE_DEVICE_TABLE(pci, atiixp);
	284	MODULE_VERSION(DRV_VERSION);
	285
	286	module_init(atiixp_init);
	287	module_exit(atiixp_exit);