[PATCH] x86: Allow percpu variables to be page-aligned
[linux-2.6-block.git] / arch / x86_64 / kernel / vmlinux.lds.S
CommitLineData
1da177e4
LT
1/* ld script to make x86-64 Linux kernel
2 * Written by Martin Mares <mj@atrey.karlin.mff.cuni.cz>;
3 */
4
5ded01e8
EB
5#define LOAD_OFFSET __START_KERNEL_map
6
1da177e4 7#include <asm-generic/vmlinux.lds.h>
5ded01e8 8#include <asm/page.h>
1da177e4 9
bb33421d
AK
10#undef i386 /* in case the preprocessor is a 32bit one */
11
1da177e4
LT
12OUTPUT_FORMAT("elf64-x86-64", "elf64-x86-64", "elf64-x86-64")
13OUTPUT_ARCH(i386:x86-64)
14ENTRY(phys_startup_64)
15jiffies_64 = jiffies;
08269c6d 16_proxy_pda = 1;
f2a9e1de
IC
17PHDRS {
18 text PT_LOAD FLAGS(5); /* R_E */
19 data PT_LOAD FLAGS(7); /* RWE */
20 user PT_LOAD FLAGS(7); /* RWE */
dbaab49f 21 data.init PT_LOAD FLAGS(7); /* RWE */
f2a9e1de
IC
22 note PT_NOTE FLAGS(4); /* R__ */
23}
1da177e4
LT
24SECTIONS
25{
5ded01e8 26 . = __START_KERNEL;
1da177e4
LT
27 phys_startup_64 = startup_64 - LOAD_OFFSET;
28 _text = .; /* Text and read-only data */
5ded01e8 29 .text : AT(ADDR(.text) - LOAD_OFFSET) {
4bdc3b7f 30 /* First the code that has to be first for bootstrapping */
eaeae0cc 31 *(.bootstrap.text)
6fb14755 32 _stext = .;
4bdc3b7f
AV
33 /* Then all the functions that are "hot" in profiles, to group them
34 onto the same hugetlb entry */
35 #include "functionlist"
36 /* Then the rest */
1da177e4
LT
37 *(.text)
38 SCHED_TEXT
39 LOCK_TEXT
0f2fbdcb 40 KPROBES_TEXT
1da177e4
LT
41 *(.fixup)
42 *(.gnu.warning)
f2a9e1de 43 } :text = 0x9090
5ded01e8
EB
44 /* out-of-line lock text */
45 .text.lock : AT(ADDR(.text.lock) - LOAD_OFFSET) { *(.text.lock) }
1da177e4
LT
46
47 _etext = .; /* End of text section */
48
49 . = ALIGN(16); /* Exception table */
50 __start___ex_table = .;
5ded01e8 51 __ex_table : AT(ADDR(__ex_table) - LOAD_OFFSET) { *(__ex_table) }
1da177e4
LT
52 __stop___ex_table = .;
53
c31a0bf3
JF
54 BUG_TABLE
55
6fb14755
JB
56 RODATA
57
3af98153 58 . = ALIGN(PAGE_SIZE); /* Align data segment to page size boundary */
5ded01e8
EB
59 /* Data */
60 .data : AT(ADDR(.data) - LOAD_OFFSET) {
1da177e4
LT
61 *(.data)
62 CONSTRUCTORS
f2a9e1de 63 } :data
1da177e4
LT
64
65 _edata = .; /* End of data section */
66
5ded01e8 67 . = ALIGN(PAGE_SIZE);
1da177e4 68 . = ALIGN(CONFIG_X86_L1_CACHE_BYTES);
5ded01e8
EB
69 .data.cacheline_aligned : AT(ADDR(.data.cacheline_aligned) - LOAD_OFFSET) {
70 *(.data.cacheline_aligned)
71 }
e405d067 72 . = ALIGN(CONFIG_X86_INTERNODE_CACHE_BYTES);
6c036527
CL
73 .data.read_mostly : AT(ADDR(.data.read_mostly) - LOAD_OFFSET) {
74 *(.data.read_mostly)
75 }
5ded01e8
EB
76
77#define VSYSCALL_ADDR (-10*1024*1024)
d312ceda
AM
78#define VSYSCALL_PHYS_ADDR ((LOADADDR(.data.read_mostly) + SIZEOF(.data.read_mostly) + 4095) & ~(4095))
79#define VSYSCALL_VIRT_ADDR ((ADDR(.data.read_mostly) + SIZEOF(.data.read_mostly) + 4095) & ~(4095))
5ded01e8
EB
80
81#define VLOAD_OFFSET (VSYSCALL_ADDR - VSYSCALL_PHYS_ADDR)
82#define VLOAD(x) (ADDR(x) - VLOAD_OFFSET)
83
84#define VVIRT_OFFSET (VSYSCALL_ADDR - VSYSCALL_VIRT_ADDR)
85#define VVIRT(x) (ADDR(x) - VVIRT_OFFSET)
1da177e4 86
5ded01e8 87 . = VSYSCALL_ADDR;
f2a9e1de 88 .vsyscall_0 : AT(VSYSCALL_PHYS_ADDR) { *(.vsyscall_0) } :user
5ded01e8 89 __vsyscall_0 = VSYSCALL_VIRT_ADDR;
1da177e4 90
1da177e4 91 . = ALIGN(CONFIG_X86_L1_CACHE_BYTES);
7460ed28 92 .vsyscall_fn : AT(VLOAD(.vsyscall_fn)) { *(.vsyscall_fn) }
93 . = ALIGN(CONFIG_X86_L1_CACHE_BYTES);
94 .vsyscall_gtod_data : AT(VLOAD(.vsyscall_gtod_data))
95 { *(.vsyscall_gtod_data) }
96 vsyscall_gtod_data = VVIRT(.vsyscall_gtod_data);
5ded01e8 97
c08c8205
VP
98 .vgetcpu_mode : AT(VLOAD(.vgetcpu_mode)) { *(.vgetcpu_mode) }
99 vgetcpu_mode = VVIRT(.vgetcpu_mode);
100
1da177e4 101 . = ALIGN(CONFIG_X86_L1_CACHE_BYTES);
5ded01e8
EB
102 .jiffies : AT(VLOAD(.jiffies)) { *(.jiffies) }
103 jiffies = VVIRT(.jiffies);
104
7460ed28 105 .vsyscall_1 ADDR(.vsyscall_0) + 1024: AT(VLOAD(.vsyscall_1))
106 { *(.vsyscall_1) }
107 .vsyscall_2 ADDR(.vsyscall_0) + 2048: AT(VLOAD(.vsyscall_2))
108 { *(.vsyscall_2) }
109 .vsyscall_3 ADDR(.vsyscall_0) + 3072: AT(VLOAD(.vsyscall_3))
110 { *(.vsyscall_3) }
5ded01e8
EB
111
112 . = VSYSCALL_VIRT_ADDR + 4096;
113
114#undef VSYSCALL_ADDR
115#undef VSYSCALL_PHYS_ADDR
116#undef VSYSCALL_VIRT_ADDR
117#undef VLOAD_OFFSET
118#undef VLOAD
119#undef VVIRT_OFFSET
120#undef VVIRT
1da177e4
LT
121
122 . = ALIGN(8192); /* init_task */
5ded01e8
EB
123 .data.init_task : AT(ADDR(.data.init_task) - LOAD_OFFSET) {
124 *(.data.init_task)
dbaab49f 125 }:data.init
1da177e4
LT
126
127 . = ALIGN(4096);
5ded01e8
EB
128 .data.page_aligned : AT(ADDR(.data.page_aligned) - LOAD_OFFSET) {
129 *(.data.page_aligned)
130 }
1da177e4 131
d167a518
GH
132 /* might get freed after init */
133 . = ALIGN(4096);
134 __smp_alt_begin = .;
135 __smp_alt_instructions = .;
136 .smp_altinstructions : AT(ADDR(.smp_altinstructions) - LOAD_OFFSET) {
137 *(.smp_altinstructions)
138 }
139 __smp_alt_instructions_end = .;
140 . = ALIGN(8);
141 __smp_locks = .;
142 .smp_locks : AT(ADDR(.smp_locks) - LOAD_OFFSET) {
143 *(.smp_locks)
144 }
145 __smp_locks_end = .;
146 .smp_altinstr_replacement : AT(ADDR(.smp_altinstr_replacement) - LOAD_OFFSET) {
147 *(.smp_altinstr_replacement)
148 }
149 . = ALIGN(4096);
150 __smp_alt_end = .;
151
1da177e4
LT
152 . = ALIGN(4096); /* Init code and data */
153 __init_begin = .;
5ded01e8 154 .init.text : AT(ADDR(.init.text) - LOAD_OFFSET) {
1da177e4
LT
155 _sinittext = .;
156 *(.init.text)
157 _einittext = .;
158 }
159 __initdata_begin = .;
5ded01e8 160 .init.data : AT(ADDR(.init.data) - LOAD_OFFSET) { *(.init.data) }
1da177e4
LT
161 __initdata_end = .;
162 . = ALIGN(16);
163 __setup_start = .;
5ded01e8 164 .init.setup : AT(ADDR(.init.setup) - LOAD_OFFSET) { *(.init.setup) }
1da177e4
LT
165 __setup_end = .;
166 __initcall_start = .;
5ded01e8 167 .initcall.init : AT(ADDR(.initcall.init) - LOAD_OFFSET) {
61ce1efe 168 INITCALLS
1da177e4
LT
169 }
170 __initcall_end = .;
171 __con_initcall_start = .;
5ded01e8
EB
172 .con_initcall.init : AT(ADDR(.con_initcall.init) - LOAD_OFFSET) {
173 *(.con_initcall.init)
174 }
1da177e4
LT
175 __con_initcall_end = .;
176 SECURITY_INIT
177 . = ALIGN(8);
178 __alt_instructions = .;
5ded01e8
EB
179 .altinstructions : AT(ADDR(.altinstructions) - LOAD_OFFSET) {
180 *(.altinstructions)
181 }
1da177e4 182 __alt_instructions_end = .;
5ded01e8
EB
183 .altinstr_replacement : AT(ADDR(.altinstr_replacement) - LOAD_OFFSET) {
184 *(.altinstr_replacement)
185 }
1da177e4
LT
186 /* .exit.text is discard at runtime, not link time, to deal with references
187 from .altinstructions and .eh_frame */
5ded01e8
EB
188 .exit.text : AT(ADDR(.exit.text) - LOAD_OFFSET) { *(.exit.text) }
189 .exit.data : AT(ADDR(.exit.data) - LOAD_OFFSET) { *(.exit.data) }
67d38229
JPS
190
191#ifdef CONFIG_BLK_DEV_INITRD
1da177e4
LT
192 . = ALIGN(4096);
193 __initramfs_start = .;
5ded01e8 194 .init.ramfs : AT(ADDR(.init.ramfs) - LOAD_OFFSET) { *(.init.ramfs) }
14c3f855 195 __initramfs_end = .;
67d38229
JPS
196#endif
197
b6e3590f 198 . = ALIGN(4096);
1da177e4 199 __per_cpu_start = .;
5ded01e8 200 .data.percpu : AT(ADDR(.data.percpu) - LOAD_OFFSET) { *(.data.percpu) }
1da177e4 201 __per_cpu_end = .;
b38337a6
AK
202 . = ALIGN(4096);
203 __init_end = .;
1da177e4
LT
204
205 . = ALIGN(4096);
206 __nosave_begin = .;
5ded01e8 207 .data_nosave : AT(ADDR(.data_nosave) - LOAD_OFFSET) { *(.data.nosave) }
1da177e4
LT
208 . = ALIGN(4096);
209 __nosave_end = .;
210
120b1142
VG
211 __bss_start = .; /* BSS */
212 .bss : AT(ADDR(.bss) - LOAD_OFFSET) {
213 *(.bss.page_aligned)
214 *(.bss)
215 }
216 __bss_stop = .;
217
1da177e4
LT
218 _end = . ;
219
220 /* Sections to be discarded */
221 /DISCARD/ : {
222 *(.exitcall.exit)
1da177e4 223 *(.eh_frame)
1da177e4
LT
224 }
225
4413a511
PBG
226 STABS_DEBUG
227
228 DWARF_DEBUG
1da177e4 229}