x86, apic: clean up ->cpu_present_to_apicid()
[linux-2.6-block.git] / arch / x86 / mach-generic / numaq.c
CommitLineData
d49c4288
YL
1/*
2 * APIC driver for the IBM NUMAQ chipset.
3 */
4#define APIC_DEFINITION 1
5#include <linux/threads.h>
6#include <linux/cpumask.h>
d49c4288
YL
7#include <asm/mpspec.h>
8#include <asm/genapic.h>
9#include <asm/fixmap.h>
10#include <asm/apicdef.h>
11#include <linux/kernel.h>
12#include <linux/string.h>
13#include <linux/init.h>
edb181ac 14#include <asm/numaq/apicdef.h>
4696ca5b 15#include <linux/smp.h>
edb181ac
YL
16#include <asm/numaq/apic.h>
17#include <asm/numaq/ipi.h>
18#include <asm/numaq/mpparse.h>
19#include <asm/numaq/wakecpu.h>
d49c4288
YL
20#include <asm/numaq.h>
21
f29521e4 22static int mps_oem_check(struct mpc_table *mpc, char *oem, char *productid)
d49c4288
YL
23{
24 numaq_mps_oem_check(mpc, oem, productid);
25 return found_numaq;
26}
27
28static int probe_numaq(void)
29{
30 /* already know from get_memcfg_numaq() */
31 return found_numaq;
32}
33
e2d40b18 34static void numaq_vector_allocation_domain(int cpu, cpumask_t *retmask)
497c9a19
YL
35{
36 /* Careful. Some cpus do not strictly honor the set of cpus
37 * specified in the interrupt destination when using lowest
38 * priority interrupt delivery mode.
39 *
40 * In particular there was a hyperthreading cpu observed to
41 * deliver interrupts to the wrong hyperthread when only one
42 * hyperthread was specified in the interrupt desitination.
43 */
e7986739 44 *retmask = (cpumask_t){ { [0] = APIC_ALL_CPUS, } };
497c9a19
YL
45}
46
fea3437a
IM
47struct genapic apic_numaq = {
48
49 .name = "NUMAQ",
50 .probe = probe_numaq,
306db03b 51 .acpi_madt_oem_check = NULL,
7ed248da 52 .apic_id_registered = numaq_apic_id_registered,
fea3437a 53
1b1bcb3f
IM
54 .irq_delivery_mode = dest_LowestPrio,
55 /* physical delivery on LOCAL quad: */
56 .irq_dest_mode = 0,
fea3437a 57
0a9cc20b 58 .target_cpus = numaq_target_cpus,
08125d3e 59 .disable_esr = 1,
bdb1a9b6 60 .dest_logical = APIC_DEST_LOGICAL,
d1d7cae8
IM
61 .check_apicid_used = numaq_check_apicid_used,
62 .check_apicid_present = numaq_check_apicid_present,
fea3437a 63
e2d40b18 64 .vector_allocation_domain = numaq_vector_allocation_domain,
a5c43296 65 .init_apic_ldr = numaq_init_apic_ldr,
fea3437a 66
d190cb87 67 .ioapic_phys_id_map = numaq_ioapic_phys_id_map,
72ce0165 68 .setup_apic_routing = numaq_setup_apic_routing,
33a201fa 69 .multi_timer_check = numaq_multi_timer_check,
3f57a318 70 .apicid_to_node = numaq_apicid_to_node,
5257c511 71 .cpu_to_logical_apicid = numaq_cpu_to_logical_apicid,
a21769a4 72 .cpu_present_to_apicid = numaq_cpu_present_to_apicid,
fea3437a
IM
73 .apicid_to_cpu_present = apicid_to_cpu_present,
74 .setup_portio_remap = setup_portio_remap,
75 .check_phys_apicid_present = check_phys_apicid_present,
76 .enable_apic_mode = enable_apic_mode,
77 .phys_pkg_id = phys_pkg_id,
78 .mps_oem_check = mps_oem_check,
79
80 .get_apic_id = get_apic_id,
81 .set_apic_id = NULL,
82 .apic_id_mask = APIC_ID_MASK,
83
84 .cpu_mask_to_apicid = cpu_mask_to_apicid,
85 .cpu_mask_to_apicid_and = cpu_mask_to_apicid_and,
86
87 .send_IPI_mask = send_IPI_mask,
88 .send_IPI_mask_allbutself = NULL,
89 .send_IPI_allbutself = send_IPI_allbutself,
90 .send_IPI_all = send_IPI_all,
91 .send_IPI_self = NULL,
92
93 .wakeup_cpu = NULL,
94 .trampoline_phys_low = TRAMPOLINE_PHYS_LOW,
95 .trampoline_phys_high = TRAMPOLINE_PHYS_HIGH,
96 .wait_for_init_deassert = wait_for_init_deassert,
97 .smp_callin_clear_local_apic = smp_callin_clear_local_apic,
98 .store_NMI_vector = store_NMI_vector,
99 .restore_NMI_vector = restore_NMI_vector,
100 .inquire_remote_apic = inquire_remote_apic,
101};