KVM: x86: add method to test PIR bitmap vector
[linux-2.6-block.git] / arch / x86 / kvm / x86.h
CommitLineData
26eef70c
AK
1#ifndef ARCH_X86_KVM_X86_H
2#define ARCH_X86_KVM_X86_H
3
4#include <linux/kvm_host.h>
3eeb3288 5#include "kvm_cache_regs.h"
26eef70c
AK
6
7static inline void kvm_clear_exception_queue(struct kvm_vcpu *vcpu)
8{
9 vcpu->arch.exception.pending = false;
10}
11
66fd3f7f
GN
12static inline void kvm_queue_interrupt(struct kvm_vcpu *vcpu, u8 vector,
13 bool soft)
937a7eae
AK
14{
15 vcpu->arch.interrupt.pending = true;
66fd3f7f 16 vcpu->arch.interrupt.soft = soft;
937a7eae
AK
17 vcpu->arch.interrupt.nr = vector;
18}
19
20static inline void kvm_clear_interrupt_queue(struct kvm_vcpu *vcpu)
21{
22 vcpu->arch.interrupt.pending = false;
23}
24
3298b75c
GN
25static inline bool kvm_event_needs_reinjection(struct kvm_vcpu *vcpu)
26{
27 return vcpu->arch.exception.pending || vcpu->arch.interrupt.pending ||
28 vcpu->arch.nmi_injected;
29}
66fd3f7f
GN
30
31static inline bool kvm_exception_is_soft(unsigned int nr)
32{
33 return (nr == BP_VECTOR) || (nr == OF_VECTOR);
34}
fc61b800 35
3eeb3288
AK
36static inline bool is_protmode(struct kvm_vcpu *vcpu)
37{
38 return kvm_read_cr0_bits(vcpu, X86_CR0_PE);
39}
40
836a1b3c
AK
41static inline int is_long_mode(struct kvm_vcpu *vcpu)
42{
43#ifdef CONFIG_X86_64
f6801dff 44 return vcpu->arch.efer & EFER_LMA;
836a1b3c
AK
45#else
46 return 0;
47#endif
48}
49
5777392e
NA
50static inline bool is_64_bit_mode(struct kvm_vcpu *vcpu)
51{
52 int cs_db, cs_l;
53
54 if (!is_long_mode(vcpu))
55 return false;
56 kvm_x86_ops->get_cs_db_l_bits(vcpu, &cs_db, &cs_l);
57 return cs_l;
58}
59
6539e738
JR
60static inline bool mmu_is_nested(struct kvm_vcpu *vcpu)
61{
62 return vcpu->arch.walk_mmu == &vcpu->arch.nested_mmu;
63}
64
836a1b3c
AK
65static inline int is_pae(struct kvm_vcpu *vcpu)
66{
67 return kvm_read_cr4_bits(vcpu, X86_CR4_PAE);
68}
69
70static inline int is_pse(struct kvm_vcpu *vcpu)
71{
72 return kvm_read_cr4_bits(vcpu, X86_CR4_PSE);
73}
74
75static inline int is_paging(struct kvm_vcpu *vcpu)
76{
c36fc04e 77 return likely(kvm_read_cr0_bits(vcpu, X86_CR0_PG));
836a1b3c
AK
78}
79
24d1b15f
JR
80static inline u32 bit(int bitno)
81{
82 return 1 << (bitno & 31);
83}
84
bebb106a
XG
85static inline void vcpu_cache_mmio_info(struct kvm_vcpu *vcpu,
86 gva_t gva, gfn_t gfn, unsigned access)
87{
88 vcpu->arch.mmio_gva = gva & PAGE_MASK;
89 vcpu->arch.access = access;
90 vcpu->arch.mmio_gfn = gfn;
56f17dd3
DM
91 vcpu->arch.mmio_gen = kvm_memslots(vcpu->kvm)->generation;
92}
93
94static inline bool vcpu_match_mmio_gen(struct kvm_vcpu *vcpu)
95{
96 return vcpu->arch.mmio_gen == kvm_memslots(vcpu->kvm)->generation;
bebb106a
XG
97}
98
99/*
56f17dd3
DM
100 * Clear the mmio cache info for the given gva. If gva is MMIO_GVA_ANY, we
101 * clear all mmio cache info.
bebb106a 102 */
56f17dd3
DM
103#define MMIO_GVA_ANY (~(gva_t)0)
104
bebb106a
XG
105static inline void vcpu_clear_mmio_info(struct kvm_vcpu *vcpu, gva_t gva)
106{
56f17dd3 107 if (gva != MMIO_GVA_ANY && vcpu->arch.mmio_gva != (gva & PAGE_MASK))
bebb106a
XG
108 return;
109
110 vcpu->arch.mmio_gva = 0;
111}
112
113static inline bool vcpu_match_mmio_gva(struct kvm_vcpu *vcpu, unsigned long gva)
114{
56f17dd3
DM
115 if (vcpu_match_mmio_gen(vcpu) && vcpu->arch.mmio_gva &&
116 vcpu->arch.mmio_gva == (gva & PAGE_MASK))
bebb106a
XG
117 return true;
118
119 return false;
120}
121
122static inline bool vcpu_match_mmio_gpa(struct kvm_vcpu *vcpu, gpa_t gpa)
123{
56f17dd3
DM
124 if (vcpu_match_mmio_gen(vcpu) && vcpu->arch.mmio_gfn &&
125 vcpu->arch.mmio_gfn == gpa >> PAGE_SHIFT)
bebb106a
XG
126 return true;
127
128 return false;
129}
130
5777392e
NA
131static inline unsigned long kvm_register_readl(struct kvm_vcpu *vcpu,
132 enum kvm_reg reg)
133{
134 unsigned long val = kvm_register_read(vcpu, reg);
135
136 return is_64_bit_mode(vcpu) ? val : (u32)val;
137}
138
27e6fb5d
NA
139static inline void kvm_register_writel(struct kvm_vcpu *vcpu,
140 enum kvm_reg reg,
141 unsigned long val)
142{
143 if (!is_64_bit_mode(vcpu))
144 val = (u32)val;
145 return kvm_register_write(vcpu, reg, val);
146}
147
ff9d07a0
ZY
148void kvm_before_handle_nmi(struct kvm_vcpu *vcpu);
149void kvm_after_handle_nmi(struct kvm_vcpu *vcpu);
71f9833b 150int kvm_inject_realmode_interrupt(struct kvm_vcpu *vcpu, int irq, int inc_eip);
ff9d07a0 151
8fe8ab46 152void kvm_write_tsc(struct kvm_vcpu *vcpu, struct msr_data *msr);
99e3e30a 153
064aea77
NHE
154int kvm_read_guest_virt(struct x86_emulate_ctxt *ctxt,
155 gva_t addr, void *val, unsigned int bytes,
156 struct x86_exception *exception);
157
6a4d7550
NHE
158int kvm_write_guest_virt_system(struct x86_emulate_ctxt *ctxt,
159 gva_t addr, void *val, unsigned int bytes,
160 struct x86_exception *exception);
161
4566654b
NA
162bool kvm_mtrr_valid(struct kvm_vcpu *vcpu, u32 msr, u64 data);
163
390bd528 164#define KVM_SUPPORTED_XCR0 (XSTATE_FP | XSTATE_SSE | XSTATE_YMM \
612263b3
CP
165 | XSTATE_BNDREGS | XSTATE_BNDCSR \
166 | XSTATE_AVX512)
00b27a3e
AK
167extern u64 host_xcr0;
168
4ff41732
PB
169extern u64 kvm_supported_xcr0(void);
170
9ed96e87
MT
171extern unsigned int min_timer_period_us;
172
54e9818f 173extern struct static_key kvm_no_apic_vcpu;
26eef70c 174#endif