projects / linux-2.6-block.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
kvm: vmx: Allow disabling virtual NMI support
[linux-2.6-block.git] / arch / x86 / kvm / x86.c
CommitLineData
043405e1
CO		 1/*
2 * Kernel-based Virtual Machine driver for Linux
3 *
4 * derived from drivers/kvm/kvm_main.c
5 *
6 * Copyright (C) 2006 Qumranet, Inc.
4d5c5d0f
BAY		 7 * Copyright (C) 2008 Qumranet, Inc.
8 * Copyright IBM Corporation, 2008
9611c187 9 * Copyright 2010 Red Hat, Inc. and/or its affiliates.
043405e1
CO		 10 *
11 * Authors:
12 * Avi Kivity <avi@qumranet.com>
13 * Yaniv Kamay <yaniv@qumranet.com>
4d5c5d0f
BAY		 14 * Amit Shah <amit.shah@qumranet.com>
15 * Ben-Ami Yassour <benami@il.ibm.com>
043405e1
CO		 16 *
17 * This work is licensed under the terms of the GNU GPL, version 2. See
18 * the COPYING file in the top-level directory.
19 *
20 */
21
edf88417 22#include <linux/kvm_host.h>
313a3dc7 23#include "irq.h"
1d737c8a 24#include "mmu.h"
7837699f 25#include "i8254.h"
37817f29 26#include "tss.h"
5fdbf976 27#include "kvm_cache_regs.h"
26eef70c 28#include "x86.h"
00b27a3e 29#include "cpuid.h"
474a5bb9 30#include "pmu.h"
e83d5887 31#include "hyperv.h"
313a3dc7 32
18068523 33#include <linux/clocksource.h>
4d5c5d0f 34#include <linux/interrupt.h>
313a3dc7
CO		 35#include <linux/kvm.h>
36#include <linux/fs.h>
37#include <linux/vmalloc.h>
1767e931
PG		 38#include <linux/export.h>
39#include <linux/moduleparam.h>
0de10343 40#include <linux/mman.h>
2bacc55c 41#include <linux/highmem.h>
19de40a8 42#include <linux/iommu.h>
62c476c7 43#include <linux/intel-iommu.h>
c8076604 44#include <linux/cpufreq.h>
18863bdd 45#include <linux/user-return-notifier.h>
a983fb23 46#include <linux/srcu.h>
5a0e3ad6 47#include <linux/slab.h>
ff9d07a0 48#include <linux/perf_event.h>
7bee342a 49#include <linux/uaccess.h>
af585b92 50#include <linux/hash.h>
a1b60c1c 51#include <linux/pci.h>
16e8d74d
MT		 52#include <linux/timekeeper_internal.h>
53#include <linux/pvclock_gtod.h>
87276880
FW		 54#include <linux/kvm_irqfd.h>
55#include <linux/irqbypass.h>
3905f9ad 56#include <linux/sched/stat.h>
d0ec49d4 57#include <linux/mem_encrypt.h>
3905f9ad 58
aec51dc4 59#include <trace/events/kvm.h>
2ed152af 60
24f1e32c 61#include <asm/debugreg.h>
d825ed0a 62#include <asm/msr.h>
a5f61300 63#include <asm/desc.h>
890ca9ae 64#include <asm/mce.h>
f89e32e0 65#include <linux/kernel_stat.h>
78f7f1e5 66#include <asm/fpu/internal.h> /* Ugh! */
1d5f066e 67#include <asm/pvclock.h>
217fc9cf 68#include <asm/div64.h>
efc64404 69#include <asm/irq_remapping.h>
043405e1 70
d1898b73
DH		 71#define CREATE_TRACE_POINTS
72#include "trace.h"
73
313a3dc7 74#define MAX_IO_MSRS 256
890ca9ae 75#define KVM_MAX_MCE_BANKS 32
c45dcc71
AR		 76u64 __read_mostly kvm_mce_cap_supported = MCG_CTL_P | MCG_SER_P;
77EXPORT_SYMBOL_GPL(kvm_mce_cap_supported);
890ca9ae 78
0f65dd70
AK		 79#define emul_to_vcpu(ctxt) \
80 container_of(ctxt, struct kvm_vcpu, arch.emulate_ctxt)
81
50a37eb4
JR		 82/* EFER defaults:
83 * - enable syscall per default because its emulated by KVM
84 * - enable LME and LMA per default on 64 bit KVM
85 */
86#ifdef CONFIG_X86_64
1260edbe
LJ		 87static
88u64 __read_mostly efer_reserved_bits = ~((u64)(EFER_SCE | EFER_LME | EFER_LMA));
50a37eb4 89#else
1260edbe 90static u64 __read_mostly efer_reserved_bits = ~((u64)EFER_SCE);
50a37eb4 91#endif
313a3dc7 92
ba1389b7
AK		 93#define VM_STAT(x) offsetof(struct kvm, stat.x), KVM_STAT_VM
94#define VCPU_STAT(x) offsetof(struct kvm_vcpu, stat.x), KVM_STAT_VCPU
417bc304 95
c519265f
RK		 96#define KVM_X2APIC_API_VALID_FLAGS (KVM_X2APIC_API_USE_32BIT_IDS | \
97 KVM_X2APIC_API_DISABLE_BROADCAST_QUIRK)
37131313 98
cb142eb7 99static void update_cr8_intercept(struct kvm_vcpu *vcpu);
7460fb4a 100static void process_nmi(struct kvm_vcpu *vcpu);
ee2cd4b7 101static void enter_smm(struct kvm_vcpu *vcpu);
6addfc42 102static void __kvm_set_rflags(struct kvm_vcpu *vcpu, unsigned long rflags);
674eea0f 103
893590c7 104struct kvm_x86_ops *kvm_x86_ops __read_mostly;
5fdbf976 105EXPORT_SYMBOL_GPL(kvm_x86_ops);
97896d04 106
893590c7 107static bool __read_mostly ignore_msrs = 0;
476bc001 108module_param(ignore_msrs, bool, S_IRUGO | S_IWUSR);
ed85c068 109
9ed96e87
MT		 110unsigned int min_timer_period_us = 500;
111module_param(min_timer_period_us, uint, S_IRUGO | S_IWUSR);
112
630994b3
MT		 113static bool __read_mostly kvmclock_periodic_sync = true;
114module_param(kvmclock_periodic_sync, bool, S_IRUGO);
115
893590c7 116bool __read_mostly kvm_has_tsc_control;
92a1f12d 117EXPORT_SYMBOL_GPL(kvm_has_tsc_control);
893590c7 118u32 __read_mostly kvm_max_guest_tsc_khz;
92a1f12d 119EXPORT_SYMBOL_GPL(kvm_max_guest_tsc_khz);
bc9b961b
HZ		 120u8 __read_mostly kvm_tsc_scaling_ratio_frac_bits;
121EXPORT_SYMBOL_GPL(kvm_tsc_scaling_ratio_frac_bits);
122u64 __read_mostly kvm_max_tsc_scaling_ratio;
123EXPORT_SYMBOL_GPL(kvm_max_tsc_scaling_ratio);
64672c95
YJ		 124u64 __read_mostly kvm_default_tsc_scaling_ratio;
125EXPORT_SYMBOL_GPL(kvm_default_tsc_scaling_ratio);
92a1f12d 126
cc578287 127/* tsc tolerance in parts per million - default to 1/2 of the NTP threshold */
893590c7 128static u32 __read_mostly tsc_tolerance_ppm = 250;
cc578287
ZA		 129module_param(tsc_tolerance_ppm, uint, S_IRUGO | S_IWUSR);
130
d0659d94 131/* lapic timer advance (tscdeadline mode only) in nanoseconds */
893590c7 132unsigned int __read_mostly lapic_timer_advance_ns = 0;
d0659d94
MT		 133module_param(lapic_timer_advance_ns, uint, S_IRUGO | S_IWUSR);
134
52004014
FW		 135static bool __read_mostly vector_hashing = true;
136module_param(vector_hashing, bool, S_IRUGO);
137
18863bdd
AK		 138#define KVM_NR_SHARED_MSRS 16
139
140struct kvm_shared_msrs_global {
141 int nr;
2bf78fa7 142 u32 msrs[KVM_NR_SHARED_MSRS];
18863bdd
AK		 143};
144
145struct kvm_shared_msrs {
146 struct user_return_notifier urn;
147 bool registered;
2bf78fa7
SY		 148 struct kvm_shared_msr_values {
149 u64 host;
150 u64 curr;
151 } values[KVM_NR_SHARED_MSRS];
18863bdd
AK		 152};
153
154static struct kvm_shared_msrs_global __read_mostly shared_msrs_global;
013f6a5d 155static struct kvm_shared_msrs __percpu *shared_msrs;
18863bdd 156
417bc304 157struct kvm_stats_debugfs_item debugfs_entries[] = {
ba1389b7
AK		 158 { "pf_fixed", VCPU_STAT(pf_fixed) },
159 { "pf_guest", VCPU_STAT(pf_guest) },
160 { "tlb_flush", VCPU_STAT(tlb_flush) },
161 { "invlpg", VCPU_STAT(invlpg) },
162 { "exits", VCPU_STAT(exits) },
163 { "io_exits", VCPU_STAT(io_exits) },
164 { "mmio_exits", VCPU_STAT(mmio_exits) },
165 { "signal_exits", VCPU_STAT(signal_exits) },
166 { "irq_window", VCPU_STAT(irq_window_exits) },
f08864b4 167 { "nmi_window", VCPU_STAT(nmi_window_exits) },
ba1389b7 168 { "halt_exits", VCPU_STAT(halt_exits) },
f7819512 169 { "halt_successful_poll", VCPU_STAT(halt_successful_poll) },
62bea5bf 170 { "halt_attempted_poll", VCPU_STAT(halt_attempted_poll) },
3491caf2 171 { "halt_poll_invalid", VCPU_STAT(halt_poll_invalid) },
ba1389b7 172 { "halt_wakeup", VCPU_STAT(halt_wakeup) },
f11c3a8d 173 { "hypercalls", VCPU_STAT(hypercalls) },
ba1389b7
AK		 174 { "request_irq", VCPU_STAT(request_irq_exits) },
175 { "irq_exits", VCPU_STAT(irq_exits) },
176 { "host_state_reload", VCPU_STAT(host_state_reload) },
177 { "efer_reload", VCPU_STAT(efer_reload) },
178 { "fpu_reload", VCPU_STAT(fpu_reload) },
179 { "insn_emulation", VCPU_STAT(insn_emulation) },
180 { "insn_emulation_fail", VCPU_STAT(insn_emulation_fail) },
fa89a817 181 { "irq_injections", VCPU_STAT(irq_injections) },
c4abb7c9 182 { "nmi_injections", VCPU_STAT(nmi_injections) },
0f1e261e 183 { "req_event", VCPU_STAT(req_event) },
4cee5764
AK		 184 { "mmu_shadow_zapped", VM_STAT(mmu_shadow_zapped) },
185 { "mmu_pte_write", VM_STAT(mmu_pte_write) },
186 { "mmu_pte_updated", VM_STAT(mmu_pte_updated) },
187 { "mmu_pde_zapped", VM_STAT(mmu_pde_zapped) },
188 { "mmu_flooded", VM_STAT(mmu_flooded) },
189 { "mmu_recycled", VM_STAT(mmu_recycled) },
dfc5aa00 190 { "mmu_cache_miss", VM_STAT(mmu_cache_miss) },
4731d4c7 191 { "mmu_unsync", VM_STAT(mmu_unsync) },
0f74a24c 192 { "remote_tlb_flush", VM_STAT(remote_tlb_flush) },
05da4558 193 { "largepages", VM_STAT(lpages) },
f3414bc7
DM		 194 { "max_mmu_page_hash_collisions",
195 VM_STAT(max_mmu_page_hash_collisions) },
417bc304
HB		 196 { NULL }
197};
198
2acf923e
DC		 199u64 __read_mostly host_xcr0;
200
b6785def 201static int emulator_fix_hypercall(struct x86_emulate_ctxt *ctxt);
d6aa1000 202
af585b92
GN		 203static inline void kvm_async_pf_hash_reset(struct kvm_vcpu *vcpu)
204{
205 int i;
206 for (i = 0; i < roundup_pow_of_two(ASYNC_PF_PER_VCPU); i++)
207 vcpu->arch.apf.gfns[i] = ~0;
208}
209
18863bdd
AK		 210static void kvm_on_user_return(struct user_return_notifier *urn)
211{
212 unsigned slot;
18863bdd
AK		 213 struct kvm_shared_msrs *locals
214 = container_of(urn, struct kvm_shared_msrs, urn);
2bf78fa7 215 struct kvm_shared_msr_values *values;
1650b4eb
IA		 216 unsigned long flags;
217
218 /*
219 * Disabling irqs at this point since the following code could be
220 * interrupted and executed through kvm_arch_hardware_disable()
221 */
222 local_irq_save(flags);
223 if (locals->registered) {
224 locals->registered = false;
225 user_return_notifier_unregister(urn);
226 }
227 local_irq_restore(flags);
18863bdd 228 for (slot = 0; slot < shared_msrs_global.nr; ++slot) {
2bf78fa7
SY		 229 values = &locals->values[slot];
230 if (values->host != values->curr) {
231 wrmsrl(shared_msrs_global.msrs[slot], values->host);
232 values->curr = values->host;
18863bdd
AK		 233 }
234 }
18863bdd
AK		 235}
236
2bf78fa7 237static void shared_msr_update(unsigned slot, u32 msr)
18863bdd 238{
18863bdd 239 u64 value;
013f6a5d
MT		 240 unsigned int cpu = smp_processor_id();
241 struct kvm_shared_msrs *smsr = per_cpu_ptr(shared_msrs, cpu);
18863bdd 242
2bf78fa7
SY		 243 /* only read, and nobody should modify it at this time,
244 * so don't need lock */
245 if (slot >= shared_msrs_global.nr) {
246 printk(KERN_ERR "kvm: invalid MSR slot!");
247 return;
248 }
249 rdmsrl_safe(msr, &value);
250 smsr->values[slot].host = value;
251 smsr->values[slot].curr = value;
252}
253
254void kvm_define_shared_msr(unsigned slot, u32 msr)
255{
0123be42 256 BUG_ON(slot >= KVM_NR_SHARED_MSRS);
c847fe88 257 shared_msrs_global.msrs[slot] = msr;
18863bdd
AK		 258 if (slot >= shared_msrs_global.nr)
259 shared_msrs_global.nr = slot + 1;
18863bdd
AK		 260}
261EXPORT_SYMBOL_GPL(kvm_define_shared_msr);
262
263static void kvm_shared_msr_cpu_online(void)
264{
265 unsigned i;
18863bdd
AK		 266
267 for (i = 0; i < shared_msrs_global.nr; ++i)
2bf78fa7 268 shared_msr_update(i, shared_msrs_global.msrs[i]);
18863bdd
AK		 269}
270
8b3c3104 271int kvm_set_shared_msr(unsigned slot, u64 value, u64 mask)
18863bdd 272{
013f6a5d
MT		 273 unsigned int cpu = smp_processor_id();
274 struct kvm_shared_msrs *smsr = per_cpu_ptr(shared_msrs, cpu);
8b3c3104 275 int err;
18863bdd 276
2bf78fa7 277 if (((value ^ smsr->values[slot].curr) & mask) == 0)
8b3c3104 278 return 0;
2bf78fa7 279 smsr->values[slot].curr = value;
8b3c3104
AH		 280 err = wrmsrl_safe(shared_msrs_global.msrs[slot], value);
281 if (err)
282 return 1;
283
18863bdd
AK		 284 if (!smsr->registered) {
285 smsr->urn.on_user_return = kvm_on_user_return;
286 user_return_notifier_register(&smsr->urn);
287 smsr->registered = true;
288 }
8b3c3104 289 return 0;
18863bdd
AK		 290}
291EXPORT_SYMBOL_GPL(kvm_set_shared_msr);
292
13a34e06 293static void drop_user_return_notifiers(void)
3548bab5 294{
013f6a5d
MT		 295 unsigned int cpu = smp_processor_id();
296 struct kvm_shared_msrs *smsr = per_cpu_ptr(shared_msrs, cpu);
3548bab5
AK		 297
298 if (smsr->registered)
299 kvm_on_user_return(&smsr->urn);
300}
301
6866b83e
CO		 302u64 kvm_get_apic_base(struct kvm_vcpu *vcpu)
303{
8a5a87d9 304 return vcpu->arch.apic_base;
6866b83e
CO		 305}
306EXPORT_SYMBOL_GPL(kvm_get_apic_base);
307
58cb628d
JK		 308int kvm_set_apic_base(struct kvm_vcpu *vcpu, struct msr_data *msr_info)
309{
310 u64 old_state = vcpu->arch.apic_base &
311 (MSR_IA32_APICBASE_ENABLE | X2APIC_ENABLE);
312 u64 new_state = msr_info->data &
313 (MSR_IA32_APICBASE_ENABLE | X2APIC_ENABLE);
d6321d49
RK		 314 u64 reserved_bits = ((~0ULL) << cpuid_maxphyaddr(vcpu)) | 0x2ff |
315 (guest_cpuid_has(vcpu, X86_FEATURE_X2APIC) ? 0 : X2APIC_ENABLE);
58cb628d 316
d3802286
JM		 317 if ((msr_info->data & reserved_bits) || new_state == X2APIC_ENABLE)
318 return 1;
58cb628d 319 if (!msr_info->host_initiated &&
d3802286 320 ((new_state == MSR_IA32_APICBASE_ENABLE &&
58cb628d
JK		 321 old_state == (MSR_IA32_APICBASE_ENABLE | X2APIC_ENABLE)) ||
322 (new_state == (MSR_IA32_APICBASE_ENABLE | X2APIC_ENABLE) &&
323 old_state == 0)))
324 return 1;
325
326 kvm_lapic_set_base(vcpu, msr_info->data);
327 return 0;
6866b83e
CO		 328}
329EXPORT_SYMBOL_GPL(kvm_set_apic_base);
330
2605fc21 331asmlinkage __visible void kvm_spurious_fault(void)
e3ba45b8
GL		 332{
333 /* Fault while not rebooting. We want the trace. */
334 BUG();
335}
336EXPORT_SYMBOL_GPL(kvm_spurious_fault);
337
3fd28fce
ED		 338#define EXCPT_BENIGN 0
339#define EXCPT_CONTRIBUTORY 1
340#define EXCPT_PF 2
341
342static int exception_class(int vector)
343{
344 switch (vector) {
345 case PF_VECTOR:
346 return EXCPT_PF;
347 case DE_VECTOR:
348 case TS_VECTOR:
349 case NP_VECTOR:
350 case SS_VECTOR:
351 case GP_VECTOR:
352 return EXCPT_CONTRIBUTORY;
353 default:
354 break;
355 }
356 return EXCPT_BENIGN;
357}
358
d6e8c854
NA		 359#define EXCPT_FAULT 0
360#define EXCPT_TRAP 1
361#define EXCPT_ABORT 2
362#define EXCPT_INTERRUPT 3
363
364static int exception_type(int vector)
365{
366 unsigned int mask;
367
368 if (WARN_ON(vector > 31 || vector == NMI_VECTOR))
369 return EXCPT_INTERRUPT;
370
371 mask = 1 << vector;
372
373 /* #DB is trap, as instruction watchpoints are handled elsewhere */
374 if (mask & ((1 << DB_VECTOR) | (1 << BP_VECTOR) | (1 << OF_VECTOR)))
375 return EXCPT_TRAP;
376
377 if (mask & ((1 << DF_VECTOR) | (1 << MC_VECTOR)))
378 return EXCPT_ABORT;
379
380 /* Reserved exceptions will result in fault */
381 return EXCPT_FAULT;
382}
383
3fd28fce 384static void kvm_multiple_exception(struct kvm_vcpu *vcpu,
ce7ddec4
JR		 385 unsigned nr, bool has_error, u32 error_code,
386 bool reinject)
3fd28fce
ED		 387{
388 u32 prev_nr;
389 int class1, class2;
390
3842d135
AK		 391 kvm_make_request(KVM_REQ_EVENT, vcpu);
392
664f8e26 393 if (!vcpu->arch.exception.pending && !vcpu->arch.exception.injected) {
3fd28fce 394 queue:
3ffb2468
NA		 395 if (has_error && !is_protmode(vcpu))
396 has_error = false;
664f8e26
WL		 397 if (reinject) {
398 /*
399 * On vmentry, vcpu->arch.exception.pending is only
400 * true if an event injection was blocked by
401 * nested_run_pending. In that case, however,
402 * vcpu_enter_guest requests an immediate exit,
403 * and the guest shouldn't proceed far enough to
404 * need reinjection.
405 */
406 WARN_ON_ONCE(vcpu->arch.exception.pending);
407 vcpu->arch.exception.injected = true;
408 } else {
409 vcpu->arch.exception.pending = true;
410 vcpu->arch.exception.injected = false;
411 }
3fd28fce
ED		 412 vcpu->arch.exception.has_error_code = has_error;
413 vcpu->arch.exception.nr = nr;
414 vcpu->arch.exception.error_code = error_code;
415 return;
416 }
417
418 /* to check exception */
419 prev_nr = vcpu->arch.exception.nr;
420 if (prev_nr == DF_VECTOR) {
421 /* triple fault -> shutdown */
a8eeb04a 422 kvm_make_request(KVM_REQ_TRIPLE_FAULT, vcpu);
3fd28fce
ED		 423 return;
424 }
425 class1 = exception_class(prev_nr);
426 class2 = exception_class(nr);
427 if ((class1 == EXCPT_CONTRIBUTORY && class2 == EXCPT_CONTRIBUTORY)
428 || (class1 == EXCPT_PF && class2 != EXCPT_BENIGN)) {
664f8e26
WL		 429 /*
430 * Generate double fault per SDM Table 5-5. Set
431 * exception.pending = true so that the double fault
432 * can trigger a nested vmexit.
433 */
3fd28fce 434 vcpu->arch.exception.pending = true;
664f8e26 435 vcpu->arch.exception.injected = false;
3fd28fce
ED		 436 vcpu->arch.exception.has_error_code = true;
437 vcpu->arch.exception.nr = DF_VECTOR;
438 vcpu->arch.exception.error_code = 0;
439 } else
440 /* replace previous exception with a new one in a hope
441 that instruction re-execution will regenerate lost
442 exception */
443 goto queue;
444}
445
298101da
AK		 446void kvm_queue_exception(struct kvm_vcpu *vcpu, unsigned nr)
447{
ce7ddec4 448 kvm_multiple_exception(vcpu, nr, false, 0, false);
298101da
AK		 449}
450EXPORT_SYMBOL_GPL(kvm_queue_exception);
451
ce7ddec4
JR		 452void kvm_requeue_exception(struct kvm_vcpu *vcpu, unsigned nr)
453{
454 kvm_multiple_exception(vcpu, nr, false, 0, true);
455}
456EXPORT_SYMBOL_GPL(kvm_requeue_exception);
457
6affcbed 458int kvm_complete_insn_gp(struct kvm_vcpu *vcpu, int err)
c3c91fee 459{
db8fcefa
AP		 460 if (err)
461 kvm_inject_gp(vcpu, 0);
462 else
6affcbed
KH		 463 return kvm_skip_emulated_instruction(vcpu);
464
465 return 1;
db8fcefa
AP		 466}
467EXPORT_SYMBOL_GPL(kvm_complete_insn_gp);
8df25a32 468
6389ee94 469void kvm_inject_page_fault(struct kvm_vcpu *vcpu, struct x86_exception *fault)
c3c91fee
AK		 470{
471 ++vcpu->stat.pf_guest;
adfe20fb
WL		 472 vcpu->arch.exception.nested_apf =
473 is_guest_mode(vcpu) && fault->async_page_fault;
474 if (vcpu->arch.exception.nested_apf)
475 vcpu->arch.apf.nested_apf_token = fault->address;
476 else
477 vcpu->arch.cr2 = fault->address;
6389ee94 478 kvm_queue_exception_e(vcpu, PF_VECTOR, fault->error_code);
c3c91fee 479}
27d6c865 480EXPORT_SYMBOL_GPL(kvm_inject_page_fault);
c3c91fee 481
ef54bcfe 482static bool kvm_propagate_fault(struct kvm_vcpu *vcpu, struct x86_exception *fault)
d4f8cf66 483{
6389ee94
AK		 484 if (mmu_is_nested(vcpu) && !fault->nested_page_fault)
485 vcpu->arch.nested_mmu.inject_page_fault(vcpu, fault);
d4f8cf66 486 else
6389ee94 487 vcpu->arch.mmu.inject_page_fault(vcpu, fault);
ef54bcfe
PB		 488
489 return fault->nested_page_fault;
d4f8cf66
JR		 490}
491
3419ffc8
SY		 492void kvm_inject_nmi(struct kvm_vcpu *vcpu)
493{
7460fb4a
AK		 494 atomic_inc(&vcpu->arch.nmi_queued);
495 kvm_make_request(KVM_REQ_NMI, vcpu);
3419ffc8
SY		 496}
497EXPORT_SYMBOL_GPL(kvm_inject_nmi);
498
298101da
AK		 499void kvm_queue_exception_e(struct kvm_vcpu *vcpu, unsigned nr, u32 error_code)
500{
ce7ddec4 501 kvm_multiple_exception(vcpu, nr, true, error_code, false);
298101da
AK		 502}
503EXPORT_SYMBOL_GPL(kvm_queue_exception_e);
504
ce7ddec4
JR		 505void kvm_requeue_exception_e(struct kvm_vcpu *vcpu, unsigned nr, u32 error_code)
506{
507 kvm_multiple_exception(vcpu, nr, true, error_code, true);
508}
509EXPORT_SYMBOL_GPL(kvm_requeue_exception_e);
510
0a79b009
AK		 511/*
512 * Checks if cpl <= required_cpl; if true, return true. Otherwise queue
513 * a #GP and return false.
514 */
515bool kvm_require_cpl(struct kvm_vcpu *vcpu, int required_cpl)
298101da 516{
0a79b009
AK		 517 if (kvm_x86_ops->get_cpl(vcpu) <= required_cpl)
518 return true;
519 kvm_queue_exception_e(vcpu, GP_VECTOR, 0);
520 return false;
298101da 521}
0a79b009 522EXPORT_SYMBOL_GPL(kvm_require_cpl);
298101da 523
16f8a6f9
NA		 524bool kvm_require_dr(struct kvm_vcpu *vcpu, int dr)
525{
526 if ((dr != 4 && dr != 5) || !kvm_read_cr4_bits(vcpu, X86_CR4_DE))
527 return true;
528
529 kvm_queue_exception(vcpu, UD_VECTOR);
530 return false;
531}
532EXPORT_SYMBOL_GPL(kvm_require_dr);
533
ec92fe44
JR		 534/*
535 * This function will be used to read from the physical memory of the currently
54bf36aa 536 * running guest. The difference to kvm_vcpu_read_guest_page is that this function
ec92fe44
JR		 537 * can read from guest physical or from the guest's guest physical memory.
538 */
539int kvm_read_guest_page_mmu(struct kvm_vcpu *vcpu, struct kvm_mmu *mmu,
540 gfn_t ngfn, void *data, int offset, int len,
541 u32 access)
542{
54987b7a 543 struct x86_exception exception;
ec92fe44
JR		 544 gfn_t real_gfn;
545 gpa_t ngpa;
546
547 ngpa = gfn_to_gpa(ngfn);
54987b7a 548 real_gfn = mmu->translate_gpa(vcpu, ngpa, access, &exception);
ec92fe44
JR		 549 if (real_gfn == UNMAPPED_GVA)
550 return -EFAULT;
551
552 real_gfn = gpa_to_gfn(real_gfn);
553
54bf36aa 554 return kvm_vcpu_read_guest_page(vcpu, real_gfn, data, offset, len);
ec92fe44
JR		 555}
556EXPORT_SYMBOL_GPL(kvm_read_guest_page_mmu);
557
69b0049a 558static int kvm_read_nested_guest_page(struct kvm_vcpu *vcpu, gfn_t gfn,
3d06b8bf
JR		 559 void *data, int offset, int len, u32 access)
560{
561 return kvm_read_guest_page_mmu(vcpu, vcpu->arch.walk_mmu, gfn,
562 data, offset, len, access);
563}
564
a03490ed
CO		 565/*
566 * Load the pae pdptrs. Return true is they are all valid.
567 */
ff03a073 568int load_pdptrs(struct kvm_vcpu *vcpu, struct kvm_mmu *mmu, unsigned long cr3)
a03490ed
CO		 569{
570 gfn_t pdpt_gfn = cr3 >> PAGE_SHIFT;
571 unsigned offset = ((cr3 & (PAGE_SIZE-1)) >> 5) << 2;
572 int i;
573 int ret;
ff03a073 574 u64 pdpte[ARRAY_SIZE(mmu->pdptrs)];
a03490ed 575
ff03a073
JR		 576 ret = kvm_read_guest_page_mmu(vcpu, mmu, pdpt_gfn, pdpte,
577 offset * sizeof(u64), sizeof(pdpte),
578 PFERR_USER_MASK|PFERR_WRITE_MASK);
a03490ed
CO		 579 if (ret < 0) {
580 ret = 0;
581 goto out;
582 }
583 for (i = 0; i < ARRAY_SIZE(pdpte); ++i) {
812f30b2 584 if ((pdpte[i] & PT_PRESENT_MASK) &&
a0a64f50
XG		 585 (pdpte[i] &
586 vcpu->arch.mmu.guest_rsvd_check.rsvd_bits_mask[0][2])) {
a03490ed
CO		 587 ret = 0;
588 goto out;
589 }
590 }
591 ret = 1;
592
ff03a073 593 memcpy(mmu->pdptrs, pdpte, sizeof(mmu->pdptrs));
6de4f3ad
AK		 594 __set_bit(VCPU_EXREG_PDPTR,
595 (unsigned long *)&vcpu->arch.regs_avail);
596 __set_bit(VCPU_EXREG_PDPTR,
597 (unsigned long *)&vcpu->arch.regs_dirty);
a03490ed 598out:
a03490ed
CO		 599
600 return ret;
601}
cc4b6871 602EXPORT_SYMBOL_GPL(load_pdptrs);
a03490ed 603
9ed38ffa 604bool pdptrs_changed(struct kvm_vcpu *vcpu)
d835dfec 605{
ff03a073 606 u64 pdpte[ARRAY_SIZE(vcpu->arch.walk_mmu->pdptrs)];
d835dfec 607 bool changed = true;
3d06b8bf
JR		 608 int offset;
609 gfn_t gfn;
d835dfec
AK		 610 int r;
611
612 if (is_long_mode(vcpu) || !is_pae(vcpu))
613 return false;
614
6de4f3ad
AK		 615 if (!test_bit(VCPU_EXREG_PDPTR,
616 (unsigned long *)&vcpu->arch.regs_avail))
617 return true;
618
a512177e
PB		 619 gfn = (kvm_read_cr3(vcpu) & 0xffffffe0ul) >> PAGE_SHIFT;
620 offset = (kvm_read_cr3(vcpu) & 0xffffffe0ul) & (PAGE_SIZE - 1);
3d06b8bf
JR		 621 r = kvm_read_nested_guest_page(vcpu, gfn, pdpte, offset, sizeof(pdpte),
622 PFERR_USER_MASK | PFERR_WRITE_MASK);
d835dfec
AK		 623 if (r < 0)
624 goto out;
ff03a073 625 changed = memcmp(pdpte, vcpu->arch.walk_mmu->pdptrs, sizeof(pdpte)) != 0;
d835dfec 626out:
d835dfec
AK		 627
628 return changed;
629}
9ed38ffa 630EXPORT_SYMBOL_GPL(pdptrs_changed);
d835dfec 631
49a9b07e 632int kvm_set_cr0(struct kvm_vcpu *vcpu, unsigned long cr0)
a03490ed 633{
aad82703 634 unsigned long old_cr0 = kvm_read_cr0(vcpu);
d81135a5 635 unsigned long update_bits = X86_CR0_PG | X86_CR0_WP;
aad82703 636
f9a48e6a
AK		 637 cr0 |= X86_CR0_ET;
638
ab344828 639#ifdef CONFIG_X86_64
0f12244f
GN		 640 if (cr0 & 0xffffffff00000000UL)
641 return 1;
ab344828
GN		 642#endif
643
644 cr0 &= ~CR0_RESERVED_BITS;
a03490ed 645
0f12244f
GN		 646 if ((cr0 & X86_CR0_NW) && !(cr0 & X86_CR0_CD))
647 return 1;
a03490ed 648
0f12244f
GN		 649 if ((cr0 & X86_CR0_PG) && !(cr0 & X86_CR0_PE))
650 return 1;
a03490ed
CO		 651
652 if (!is_paging(vcpu) && (cr0 & X86_CR0_PG)) {
653#ifdef CONFIG_X86_64
f6801dff 654 if ((vcpu->arch.efer & EFER_LME)) {
a03490ed
CO		 655 int cs_db, cs_l;
656
0f12244f
GN		 657 if (!is_pae(vcpu))
658 return 1;
a03490ed 659 kvm_x86_ops->get_cs_db_l_bits(vcpu, &cs_db, &cs_l);
0f12244f
GN		 660 if (cs_l)
661 return 1;
a03490ed
CO		 662 } else
663#endif
ff03a073 664 if (is_pae(vcpu) && !load_pdptrs(vcpu, vcpu->arch.walk_mmu,
9f8fe504 665 kvm_read_cr3(vcpu)))
0f12244f 666 return 1;
a03490ed
CO		 667 }
668
ad756a16
MJ		 669 if (!(cr0 & X86_CR0_PG) && kvm_read_cr4_bits(vcpu, X86_CR4_PCIDE))
670 return 1;
671
a03490ed 672 kvm_x86_ops->set_cr0(vcpu, cr0);
a03490ed 673
d170c419 674 if ((cr0 ^ old_cr0) & X86_CR0_PG) {
e5f3f027 675 kvm_clear_async_pf_completion_queue(vcpu);
d170c419
LJ		 676 kvm_async_pf_hash_reset(vcpu);
677 }
e5f3f027 678
aad82703
SY		 679 if ((cr0 ^ old_cr0) & update_bits)
680 kvm_mmu_reset_context(vcpu);
b18d5431 681
879ae188
LE		 682 if (((cr0 ^ old_cr0) & X86_CR0_CD) &&
683 kvm_arch_has_noncoherent_dma(vcpu->kvm) &&
684 !kvm_check_has_quirk(vcpu->kvm, KVM_X86_QUIRK_CD_NW_CLEARED))
b18d5431
XG		 685 kvm_zap_gfn_range(vcpu->kvm, 0, ~0ULL);
686
0f12244f
GN		 687 return 0;
688}
2d3ad1f4 689EXPORT_SYMBOL_GPL(kvm_set_cr0);
a03490ed 690
2d3ad1f4 691void kvm_lmsw(struct kvm_vcpu *vcpu, unsigned long msw)
a03490ed 692{
49a9b07e 693 (void)kvm_set_cr0(vcpu, kvm_read_cr0_bits(vcpu, ~0x0eul) | (msw & 0x0f));
a03490ed 694}
2d3ad1f4 695EXPORT_SYMBOL_GPL(kvm_lmsw);
a03490ed 696
42bdf991
MT		 697static void kvm_load_guest_xcr0(struct kvm_vcpu *vcpu)
698{
699 if (kvm_read_cr4_bits(vcpu, X86_CR4_OSXSAVE) &&
700 !vcpu->guest_xcr0_loaded) {
701 /* kvm_set_xcr() also depends on this */
702 xsetbv(XCR_XFEATURE_ENABLED_MASK, vcpu->arch.xcr0);
703 vcpu->guest_xcr0_loaded = 1;
704 }
705}
706
707static void kvm_put_guest_xcr0(struct kvm_vcpu *vcpu)
708{
709 if (vcpu->guest_xcr0_loaded) {
710 if (vcpu->arch.xcr0 != host_xcr0)
711 xsetbv(XCR_XFEATURE_ENABLED_MASK, host_xcr0);
712 vcpu->guest_xcr0_loaded = 0;
713 }
714}
715
69b0049a 716static int __kvm_set_xcr(struct kvm_vcpu *vcpu, u32 index, u64 xcr)
2acf923e 717{
56c103ec
LJ		 718 u64 xcr0 = xcr;
719 u64 old_xcr0 = vcpu->arch.xcr0;
46c34cb0 720 u64 valid_bits;
2acf923e
DC		 721
722 /* Only support XCR_XFEATURE_ENABLED_MASK(xcr0) now */
723 if (index != XCR_XFEATURE_ENABLED_MASK)
724 return 1;
d91cab78 725 if (!(xcr0 & XFEATURE_MASK_FP))
2acf923e 726 return 1;
d91cab78 727 if ((xcr0 & XFEATURE_MASK_YMM) && !(xcr0 & XFEATURE_MASK_SSE))
2acf923e 728 return 1;
46c34cb0
PB		 729
730 /*
731 * Do not allow the guest to set bits that we do not support
732 * saving. However, xcr0 bit 0 is always set, even if the
733 * emulated CPU does not support XSAVE (see fx_init).
734 */
d91cab78 735 valid_bits = vcpu->arch.guest_supported_xcr0 | XFEATURE_MASK_FP;
46c34cb0 736 if (xcr0 & ~valid_bits)
2acf923e 737 return 1;
46c34cb0 738
d91cab78
DH		 739 if ((!(xcr0 & XFEATURE_MASK_BNDREGS)) !=
740 (!(xcr0 & XFEATURE_MASK_BNDCSR)))
390bd528
LJ		 741 return 1;
742
d91cab78
DH		 743 if (xcr0 & XFEATURE_MASK_AVX512) {
744 if (!(xcr0 & XFEATURE_MASK_YMM))
612263b3 745 return 1;
d91cab78 746 if ((xcr0 & XFEATURE_MASK_AVX512) != XFEATURE_MASK_AVX512)
612263b3
CP		 747 return 1;
748 }
2acf923e 749 vcpu->arch.xcr0 = xcr0;
56c103ec 750
d91cab78 751 if ((xcr0 ^ old_xcr0) & XFEATURE_MASK_EXTEND)
56c103ec 752 kvm_update_cpuid(vcpu);
2acf923e
DC		 753 return 0;
754}
755
756int kvm_set_xcr(struct kvm_vcpu *vcpu, u32 index, u64 xcr)
757{
764bcbc5
Z		 758 if (kvm_x86_ops->get_cpl(vcpu) != 0 ||
759 __kvm_set_xcr(vcpu, index, xcr)) {
2acf923e
DC		 760 kvm_inject_gp(vcpu, 0);
761 return 1;
762 }
763 return 0;
764}
765EXPORT_SYMBOL_GPL(kvm_set_xcr);
766
a83b29c6 767int kvm_set_cr4(struct kvm_vcpu *vcpu, unsigned long cr4)
a03490ed 768{
fc78f519 769 unsigned long old_cr4 = kvm_read_cr4(vcpu);
0be0226f 770 unsigned long pdptr_bits = X86_CR4_PGE | X86_CR4_PSE | X86_CR4_PAE |
b9baba86 771 X86_CR4_SMEP | X86_CR4_SMAP | X86_CR4_PKE;
0be0226f 772
0f12244f
GN		 773 if (cr4 & CR4_RESERVED_BITS)
774 return 1;
a03490ed 775
d6321d49 776 if (!guest_cpuid_has(vcpu, X86_FEATURE_XSAVE) && (cr4 & X86_CR4_OSXSAVE))
2acf923e
DC		 777 return 1;
778
d6321d49 779 if (!guest_cpuid_has(vcpu, X86_FEATURE_SMEP) && (cr4 & X86_CR4_SMEP))
2acf923e
DC		 780 return 1;
781
d6321d49 782 if (!guest_cpuid_has(vcpu, X86_FEATURE_SMAP) && (cr4 & X86_CR4_SMAP))
c68b734f
YW		 783 return 1;
784
d6321d49 785 if (!guest_cpuid_has(vcpu, X86_FEATURE_FSGSBASE) && (cr4 & X86_CR4_FSGSBASE))
97ec8c06
FW		 786 return 1;
787
d6321d49 788 if (!guest_cpuid_has(vcpu, X86_FEATURE_PKU) && (cr4 & X86_CR4_PKE))
74dc2b4f
YW		 789 return 1;
790
fd8cb433 791 if (!guest_cpuid_has(vcpu, X86_FEATURE_LA57) && (cr4 & X86_CR4_LA57))
b9baba86
HH		 792 return 1;
793
a03490ed 794 if (is_long_mode(vcpu)) {
0f12244f
GN		 795 if (!(cr4 & X86_CR4_PAE))
796 return 1;
a2edf57f
AK		 797 } else if (is_paging(vcpu) && (cr4 & X86_CR4_PAE)
798 && ((cr4 ^ old_cr4) & pdptr_bits)
9f8fe504
AK		 799 && !load_pdptrs(vcpu, vcpu->arch.walk_mmu,
800 kvm_read_cr3(vcpu)))
0f12244f
GN		 801 return 1;
802
ad756a16 803 if ((cr4 & X86_CR4_PCIDE) && !(old_cr4 & X86_CR4_PCIDE)) {
d6321d49 804 if (!guest_cpuid_has(vcpu, X86_FEATURE_PCID))
ad756a16
MJ		 805 return 1;
806
807 /* PCID can not be enabled when cr3[11:0]!=000H or EFER.LMA=0 */
808 if ((kvm_read_cr3(vcpu) & X86_CR3_PCID_MASK) || !is_long_mode(vcpu))
809 return 1;
810 }
811
5e1746d6 812 if (kvm_x86_ops->set_cr4(vcpu, cr4))
0f12244f 813 return 1;
a03490ed 814
ad756a16
MJ		 815 if (((cr4 ^ old_cr4) & pdptr_bits) ||
816 (!(cr4 & X86_CR4_PCIDE) && (old_cr4 & X86_CR4_PCIDE)))
aad82703 817 kvm_mmu_reset_context(vcpu);
0f12244f 818
b9baba86 819 if ((cr4 ^ old_cr4) & (X86_CR4_OSXSAVE | X86_CR4_PKE))
00b27a3e 820 kvm_update_cpuid(vcpu);
2acf923e 821
0f12244f
GN		 822 return 0;
823}
2d3ad1f4 824EXPORT_SYMBOL_GPL(kvm_set_cr4);
a03490ed 825
2390218b 826int kvm_set_cr3(struct kvm_vcpu *vcpu, unsigned long cr3)
a03490ed 827{
ac146235 828#ifdef CONFIG_X86_64
9d88fca7 829 cr3 &= ~CR3_PCID_INVD;
ac146235 830#endif
9d88fca7 831
9f8fe504 832 if (cr3 == kvm_read_cr3(vcpu) && !pdptrs_changed(vcpu)) {
0ba73cda 833 kvm_mmu_sync_roots(vcpu);
77c3913b 834 kvm_make_request(KVM_REQ_TLB_FLUSH, vcpu);
0f12244f 835 return 0;
d835dfec
AK		 836 }
837
d1cd3ce9
YZ		 838 if (is_long_mode(vcpu) &&
839 (cr3 & rsvd_bits(cpuid_maxphyaddr(vcpu), 62)))
840 return 1;
841 else if (is_pae(vcpu) && is_paging(vcpu) &&
d9f89b88 842 !load_pdptrs(vcpu, vcpu->arch.walk_mmu, cr3))
346874c9 843 return 1;
a03490ed 844
0f12244f 845 vcpu->arch.cr3 = cr3;
aff48baa 846 __set_bit(VCPU_EXREG_CR3, (ulong *)&vcpu->arch.regs_avail);
d8d173da 847 kvm_mmu_new_cr3(vcpu);
0f12244f
GN		 848 return 0;
849}
2d3ad1f4 850EXPORT_SYMBOL_GPL(kvm_set_cr3);
a03490ed 851
eea1cff9 852int kvm_set_cr8(struct kvm_vcpu *vcpu, unsigned long cr8)
a03490ed 853{
0f12244f
GN		 854 if (cr8 & CR8_RESERVED_BITS)
855 return 1;
35754c98 856 if (lapic_in_kernel(vcpu))
a03490ed
CO		 857 kvm_lapic_set_tpr(vcpu, cr8);
858 else
ad312c7c 859 vcpu->arch.cr8 = cr8;
0f12244f
GN		 860 return 0;
861}
2d3ad1f4 862EXPORT_SYMBOL_GPL(kvm_set_cr8);
a03490ed 863
2d3ad1f4 864unsigned long kvm_get_cr8(struct kvm_vcpu *vcpu)
a03490ed 865{
35754c98 866 if (lapic_in_kernel(vcpu))
a03490ed
CO		 867 return kvm_lapic_get_cr8(vcpu);
868 else
ad312c7c 869 return vcpu->arch.cr8;
a03490ed 870}
2d3ad1f4 871EXPORT_SYMBOL_GPL(kvm_get_cr8);
a03490ed 872
ae561ede
NA		 873static void kvm_update_dr0123(struct kvm_vcpu *vcpu)
874{
875 int i;
876
877 if (!(vcpu->guest_debug & KVM_GUESTDBG_USE_HW_BP)) {
878 for (i = 0; i < KVM_NR_DB_REGS; i++)
879 vcpu->arch.eff_db[i] = vcpu->arch.db[i];
880 vcpu->arch.switch_db_regs |= KVM_DEBUGREG_RELOAD;
881 }
882}
883
73aaf249
JK		 884static void kvm_update_dr6(struct kvm_vcpu *vcpu)
885{
886 if (!(vcpu->guest_debug & KVM_GUESTDBG_USE_HW_BP))
887 kvm_x86_ops->set_dr6(vcpu, vcpu->arch.dr6);
888}
889
c8639010
JK		 890static void kvm_update_dr7(struct kvm_vcpu *vcpu)
891{
892 unsigned long dr7;
893
894 if (vcpu->guest_debug & KVM_GUESTDBG_USE_HW_BP)
895 dr7 = vcpu->arch.guest_debug_dr7;
896 else
897 dr7 = vcpu->arch.dr7;
898 kvm_x86_ops->set_dr7(vcpu, dr7);
360b948d
PB		 899 vcpu->arch.switch_db_regs &= ~KVM_DEBUGREG_BP_ENABLED;
900 if (dr7 & DR7_BP_EN_MASK)
901 vcpu->arch.switch_db_regs |= KVM_DEBUGREG_BP_ENABLED;
c8639010
JK		 902}
903
6f43ed01
NA		 904static u64 kvm_dr6_fixed(struct kvm_vcpu *vcpu)
905{
906 u64 fixed = DR6_FIXED_1;
907
d6321d49 908 if (!guest_cpuid_has(vcpu, X86_FEATURE_RTM))
6f43ed01
NA		 909 fixed |= DR6_RTM;
910 return fixed;
911}
912
338dbc97 913static int __kvm_set_dr(struct kvm_vcpu *vcpu, int dr, unsigned long val)
020df079
GN		 914{
915 switch (dr) {
916 case 0 ... 3:
917 vcpu->arch.db[dr] = val;
918 if (!(vcpu->guest_debug & KVM_GUESTDBG_USE_HW_BP))
919 vcpu->arch.eff_db[dr] = val;
920 break;
921 case 4:
020df079
GN		 922 /* fall through */
923 case 6:
338dbc97
GN		 924 if (val & 0xffffffff00000000ULL)
925 return -1; /* #GP */
6f43ed01 926 vcpu->arch.dr6 = (val & DR6_VOLATILE) | kvm_dr6_fixed(vcpu);
73aaf249 927 kvm_update_dr6(vcpu);
020df079
GN		 928 break;
929 case 5:
020df079
GN		 930 /* fall through */
931 default: /* 7 */
338dbc97
GN		 932 if (val & 0xffffffff00000000ULL)
933 return -1; /* #GP */
020df079 934 vcpu->arch.dr7 = (val & DR7_VOLATILE) | DR7_FIXED_1;
c8639010 935 kvm_update_dr7(vcpu);
020df079
GN		 936 break;
937 }
938
939 return 0;
940}
338dbc97
GN		 941
942int kvm_set_dr(struct kvm_vcpu *vcpu, int dr, unsigned long val)
943{
16f8a6f9 944 if (__kvm_set_dr(vcpu, dr, val)) {
338dbc97 945 kvm_inject_gp(vcpu, 0);
16f8a6f9
NA		 946 return 1;
947 }
948 return 0;
338dbc97 949}
020df079
GN		 950EXPORT_SYMBOL_GPL(kvm_set_dr);
951
16f8a6f9 952int kvm_get_dr(struct kvm_vcpu *vcpu, int dr, unsigned long *val)
020df079
GN		 953{
954 switch (dr) {
955 case 0 ... 3:
956 *val = vcpu->arch.db[dr];
957 break;
958 case 4:
020df079
GN		 959 /* fall through */
960 case 6:
73aaf249
JK		 961 if (vcpu->guest_debug & KVM_GUESTDBG_USE_HW_BP)
962 *val = vcpu->arch.dr6;
963 else
964 *val = kvm_x86_ops->get_dr6(vcpu);
020df079
GN		 965 break;
966 case 5:
020df079
GN		 967 /* fall through */
968 default: /* 7 */
969 *val = vcpu->arch.dr7;
970 break;
971 }
338dbc97
GN		 972 return 0;
973}
020df079
GN		 974EXPORT_SYMBOL_GPL(kvm_get_dr);
975
022cd0e8
AK		 976bool kvm_rdpmc(struct kvm_vcpu *vcpu)
977{
978 u32 ecx = kvm_register_read(vcpu, VCPU_REGS_RCX);
979 u64 data;
980 int err;
981
c6702c9d 982 err = kvm_pmu_rdpmc(vcpu, ecx, &data);
022cd0e8
AK		 983 if (err)
984 return err;
985 kvm_register_write(vcpu, VCPU_REGS_RAX, (u32)data);
986 kvm_register_write(vcpu, VCPU_REGS_RDX, data >> 32);
987 return err;
988}
989EXPORT_SYMBOL_GPL(kvm_rdpmc);
990
043405e1
CO		 991/*
992 * List of msr numbers which we expose to userspace through KVM_GET_MSRS
993 * and KVM_SET_MSRS, and KVM_GET_MSR_INDEX_LIST.
994 *
995 * This list is modified at module load time to reflect the
e3267cbb 996 * capabilities of the host cpu. This capabilities test skips MSRs that are
62ef68bb
PB		 997 * kvm-specific. Those are put in emulated_msrs; filtering of emulated_msrs
998 * may depend on host virtualization features rather than host cpu features.
043405e1 999 */
e3267cbb 1000
043405e1
CO		 1001static u32 msrs_to_save[] = {
1002 MSR_IA32_SYSENTER_CS, MSR_IA32_SYSENTER_ESP, MSR_IA32_SYSENTER_EIP,
8c06585d 1003 MSR_STAR,
043405e1
CO		 1004#ifdef CONFIG_X86_64
1005 MSR_CSTAR, MSR_KERNEL_GS_BASE, MSR_SYSCALL_MASK, MSR_LSTAR,
1006#endif
b3897a49 1007 MSR_IA32_TSC, MSR_IA32_CR_PAT, MSR_VM_HSAVE_PA,
9dbe6cf9 1008 MSR_IA32_FEATURE_CONTROL, MSR_IA32_BNDCFGS, MSR_TSC_AUX,
043405e1
CO		 1009};
1010
1011static unsigned num_msrs_to_save;
1012
62ef68bb
PB		 1013static u32 emulated_msrs[] = {
1014 MSR_KVM_SYSTEM_TIME, MSR_KVM_WALL_CLOCK,
1015 MSR_KVM_SYSTEM_TIME_NEW, MSR_KVM_WALL_CLOCK_NEW,
1016 HV_X64_MSR_GUEST_OS_ID, HV_X64_MSR_HYPERCALL,
1017 HV_X64_MSR_TIME_REF_COUNT, HV_X64_MSR_REFERENCE_TSC,
72c139ba 1018 HV_X64_MSR_TSC_FREQUENCY, HV_X64_MSR_APIC_FREQUENCY,
e7d9513b
AS		 1019 HV_X64_MSR_CRASH_P0, HV_X64_MSR_CRASH_P1, HV_X64_MSR_CRASH_P2,
1020 HV_X64_MSR_CRASH_P3, HV_X64_MSR_CRASH_P4, HV_X64_MSR_CRASH_CTL,
e516cebb 1021 HV_X64_MSR_RESET,
11c4b1ca 1022 HV_X64_MSR_VP_INDEX,
9eec50b8 1023 HV_X64_MSR_VP_RUNTIME,
5c919412 1024 HV_X64_MSR_SCONTROL,
1f4b34f8 1025 HV_X64_MSR_STIMER0_CONFIG,
62ef68bb
PB		 1026 HV_X64_MSR_APIC_ASSIST_PAGE, MSR_KVM_ASYNC_PF_EN, MSR_KVM_STEAL_TIME,
1027 MSR_KVM_PV_EOI_EN,
1028
ba904635 1029 MSR_IA32_TSC_ADJUST,
a3e06bbe 1030 MSR_IA32_TSCDEADLINE,
043405e1 1031 MSR_IA32_MISC_ENABLE,
908e75f3
AK		 1032 MSR_IA32_MCG_STATUS,
1033 MSR_IA32_MCG_CTL,
c45dcc71 1034 MSR_IA32_MCG_EXT_CTL,
64d60670 1035 MSR_IA32_SMBASE,
db2336a8
KH		 1036 MSR_PLATFORM_INFO,
1037 MSR_MISC_FEATURES_ENABLES,
043405e1
CO		 1038};
1039
62ef68bb
PB		 1040static unsigned num_emulated_msrs;
1041
384bb783 1042bool kvm_valid_efer(struct kvm_vcpu *vcpu, u64 efer)
15c4a640 1043{
b69e8cae 1044 if (efer & efer_reserved_bits)
384bb783 1045 return false;
15c4a640 1046
1b4d56b8 1047 if (efer & EFER_FFXSR && !guest_cpuid_has(vcpu, X86_FEATURE_FXSR_OPT))
384bb783 1048 return false;
1b2fd70c 1049
1b4d56b8 1050 if (efer & EFER_SVME && !guest_cpuid_has(vcpu, X86_FEATURE_SVM))
384bb783 1051 return false;
d8017474 1052
384bb783
JK		 1053 return true;
1054}
1055EXPORT_SYMBOL_GPL(kvm_valid_efer);
1056
1057static int set_efer(struct kvm_vcpu *vcpu, u64 efer)
1058{
1059 u64 old_efer = vcpu->arch.efer;
1060
1061 if (!kvm_valid_efer(vcpu, efer))
1062 return 1;
1063
1064 if (is_paging(vcpu)
1065 && (vcpu->arch.efer & EFER_LME) != (efer & EFER_LME))
1066 return 1;
1067
15c4a640 1068 efer &= ~EFER_LMA;
f6801dff 1069 efer |= vcpu->arch.efer & EFER_LMA;
15c4a640 1070
a3d204e2
SY		 1071 kvm_x86_ops->set_efer(vcpu, efer);
1072
aad82703
SY		 1073 /* Update reserved bits */
1074 if ((efer ^ old_efer) & EFER_NX)
1075 kvm_mmu_reset_context(vcpu);
1076
b69e8cae 1077 return 0;
15c4a640
CO		 1078}
1079
f2b4b7dd
JR		 1080void kvm_enable_efer_bits(u64 mask)
1081{
1082 efer_reserved_bits &= ~mask;
1083}
1084EXPORT_SYMBOL_GPL(kvm_enable_efer_bits);
1085
15c4a640
CO		 1086/*
1087 * Writes msr value into into the appropriate "register".
1088 * Returns 0 on success, non-0 otherwise.
1089 * Assumes vcpu_load() was already called.
1090 */
8fe8ab46 1091int kvm_set_msr(struct kvm_vcpu *vcpu, struct msr_data *msr)
15c4a640 1092{
854e8bb1
NA		 1093 switch (msr->index) {
1094 case MSR_FS_BASE:
1095 case MSR_GS_BASE:
1096 case MSR_KERNEL_GS_BASE:
1097 case MSR_CSTAR:
1098 case MSR_LSTAR:
fd8cb433 1099 if (is_noncanonical_address(msr->data, vcpu))
854e8bb1
NA		 1100 return 1;
1101 break;
1102 case MSR_IA32_SYSENTER_EIP:
1103 case MSR_IA32_SYSENTER_ESP:
1104 /*
1105 * IA32_SYSENTER_ESP and IA32_SYSENTER_EIP cause #GP if
1106 * non-canonical address is written on Intel but not on
1107 * AMD (which ignores the top 32-bits, because it does
1108 * not implement 64-bit SYSENTER).
1109 *
1110 * 64-bit code should hence be able to write a non-canonical
1111 * value on AMD. Making the address canonical ensures that
1112 * vmentry does not fail on Intel after writing a non-canonical
1113 * value, and that something deterministic happens if the guest
1114 * invokes 64-bit SYSENTER.
1115 */
fd8cb433 1116 msr->data = get_canonical(msr->data, vcpu_virt_addr_bits(vcpu));
854e8bb1 1117 }
8fe8ab46 1118 return kvm_x86_ops->set_msr(vcpu, msr);
15c4a640 1119}
854e8bb1 1120EXPORT_SYMBOL_GPL(kvm_set_msr);
15c4a640 1121
313a3dc7
CO		 1122/*
1123 * Adapt set_msr() to msr_io()'s calling convention
1124 */
609e36d3
PB		 1125static int do_get_msr(struct kvm_vcpu *vcpu, unsigned index, u64 *data)
1126{
1127 struct msr_data msr;
1128 int r;
1129
1130 msr.index = index;
1131 msr.host_initiated = true;
1132 r = kvm_get_msr(vcpu, &msr);
1133 if (r)
1134 return r;
1135
1136 *data = msr.data;
1137 return 0;
1138}
1139
313a3dc7
CO		 1140static int do_set_msr(struct kvm_vcpu *vcpu, unsigned index, u64 *data)
1141{
8fe8ab46
WA		 1142 struct msr_data msr;
1143
1144 msr.data = *data;
1145 msr.index = index;
1146 msr.host_initiated = true;
1147 return kvm_set_msr(vcpu, &msr);
313a3dc7
CO		 1148}
1149
16e8d74d
MT		 1150#ifdef CONFIG_X86_64
1151struct pvclock_gtod_data {
1152 seqcount_t seq;
1153
1154 struct { /* extract of a clocksource struct */
1155 int vclock_mode;
a5a1d1c2
TG		 1156 u64 cycle_last;
1157 u64 mask;
16e8d74d
MT		 1158 u32 mult;
1159 u32 shift;
1160 } clock;
1161
cbcf2dd3
TG		 1162 u64 boot_ns;
1163 u64 nsec_base;
55dd00a7 1164 u64 wall_time_sec;
16e8d74d
MT		 1165};
1166
1167static struct pvclock_gtod_data pvclock_gtod_data;
1168
1169static void update_pvclock_gtod(struct timekeeper *tk)
1170{
1171 struct pvclock_gtod_data *vdata = &pvclock_gtod_data;
cbcf2dd3
TG		 1172 u64 boot_ns;
1173
876e7881 1174 boot_ns = ktime_to_ns(ktime_add(tk->tkr_mono.base, tk->offs_boot));
16e8d74d
MT		 1175
1176 write_seqcount_begin(&vdata->seq);
1177
1178 /* copy pvclock gtod data */
876e7881
PZ		 1179 vdata->clock.vclock_mode = tk->tkr_mono.clock->archdata.vclock_mode;
1180 vdata->clock.cycle_last = tk->tkr_mono.cycle_last;
1181 vdata->clock.mask = tk->tkr_mono.mask;
1182 vdata->clock.mult = tk->tkr_mono.mult;
1183 vdata->clock.shift = tk->tkr_mono.shift;
16e8d74d 1184
cbcf2dd3 1185 vdata->boot_ns = boot_ns;
876e7881 1186 vdata->nsec_base = tk->tkr_mono.xtime_nsec;
16e8d74d 1187
55dd00a7
MT		 1188 vdata->wall_time_sec = tk->xtime_sec;
1189
16e8d74d
MT		 1190 write_seqcount_end(&vdata->seq);
1191}
1192#endif
1193
bab5bb39
NK		 1194void kvm_set_pending_timer(struct kvm_vcpu *vcpu)
1195{
1196 /*
1197 * Note: KVM_REQ_PENDING_TIMER is implicitly checked in
1198 * vcpu_enter_guest. This function is only called from
1199 * the physical CPU that is running vcpu.
1200 */
1201 kvm_make_request(KVM_REQ_PENDING_TIMER, vcpu);
1202}
16e8d74d 1203
18068523
GOC		 1204static void kvm_write_wall_clock(struct kvm *kvm, gpa_t wall_clock)
1205{
9ed3c444
AK		 1206 int version;
1207 int r;
50d0a0f9 1208 struct pvclock_wall_clock wc;
87aeb54f 1209 struct timespec64 boot;
18068523
GOC		 1210
1211 if (!wall_clock)
1212 return;
1213
9ed3c444
AK		 1214 r = kvm_read_guest(kvm, wall_clock, &version, sizeof(version));
1215 if (r)
1216 return;
1217
1218 if (version & 1)
1219 ++version; /* first time write, random junk */
1220
1221 ++version;
18068523 1222
1dab1345
NK		 1223 if (kvm_write_guest(kvm, wall_clock, &version, sizeof(version)))
1224 return;
18068523 1225
50d0a0f9
GH		 1226 /*
1227 * The guest calculates current wall clock time by adding
34c238a1 1228 * system time (updated by kvm_guest_time_update below) to the
50d0a0f9
GH		 1229 * wall clock specified here. guest system time equals host
1230 * system time for us, thus we must fill in host boot time here.
1231 */
87aeb54f 1232 getboottime64(&boot);
50d0a0f9 1233
4b648665 1234 if (kvm->arch.kvmclock_offset) {
87aeb54f
AB		 1235 struct timespec64 ts = ns_to_timespec64(kvm->arch.kvmclock_offset);
1236 boot = timespec64_sub(boot, ts);
4b648665 1237 }
87aeb54f 1238 wc.sec = (u32)boot.tv_sec; /* overflow in 2106 guest time */
50d0a0f9
GH		 1239 wc.nsec = boot.tv_nsec;
1240 wc.version = version;
18068523
GOC		 1241
1242 kvm_write_guest(kvm, wall_clock, &wc, sizeof(wc));
1243
1244 version++;
1245 kvm_write_guest(kvm, wall_clock, &version, sizeof(version));
18068523
GOC		 1246}
1247
50d0a0f9
GH		 1248static uint32_t div_frac(uint32_t dividend, uint32_t divisor)
1249{
b51012de
PB		 1250 do_shl32_div32(dividend, divisor);
1251 return dividend;
50d0a0f9
GH		 1252}
1253
3ae13faa 1254static void kvm_get_time_scale(uint64_t scaled_hz, uint64_t base_hz,
5f4e3f88 1255 s8 *pshift, u32 *pmultiplier)
50d0a0f9 1256{
5f4e3f88 1257 uint64_t scaled64;
50d0a0f9
GH		 1258 int32_t shift = 0;
1259 uint64_t tps64;
1260 uint32_t tps32;
1261
3ae13faa
PB		 1262 tps64 = base_hz;
1263 scaled64 = scaled_hz;
50933623 1264 while (tps64 > scaled64*2 || tps64 & 0xffffffff00000000ULL) {
50d0a0f9
GH		 1265 tps64 >>= 1;
1266 shift--;
1267 }
1268
1269 tps32 = (uint32_t)tps64;
50933623
JK		 1270 while (tps32 <= scaled64 || scaled64 & 0xffffffff00000000ULL) {
1271 if (scaled64 & 0xffffffff00000000ULL || tps32 & 0x80000000)
5f4e3f88
ZA		 1272 scaled64 >>= 1;
1273 else
1274 tps32 <<= 1;
50d0a0f9
GH		 1275 shift++;
1276 }
1277
5f4e3f88
ZA		 1278 *pshift = shift;
1279 *pmultiplier = div_frac(scaled64, tps32);
50d0a0f9 1280
3ae13faa
PB		 1281 pr_debug("%s: base_hz %llu => %llu, shift %d, mul %u\n",
1282 __func__, base_hz, scaled_hz, shift, *pmultiplier);
50d0a0f9
GH		 1283}
1284
d828199e 1285#ifdef CONFIG_X86_64
16e8d74d 1286static atomic_t kvm_guest_has_master_clock = ATOMIC_INIT(0);
d828199e 1287#endif
16e8d74d 1288
c8076604 1289static DEFINE_PER_CPU(unsigned long, cpu_tsc_khz);
69b0049a 1290static unsigned long max_tsc_khz;
c8076604 1291
cc578287 1292static u32 adjust_tsc_khz(u32 khz, s32 ppm)
1e993611 1293{
cc578287
ZA		 1294 u64 v = (u64)khz * (1000000 + ppm);
1295 do_div(v, 1000000);
1296 return v;
1e993611
JR		 1297}
1298
381d585c
HZ		 1299static int set_tsc_khz(struct kvm_vcpu *vcpu, u32 user_tsc_khz, bool scale)
1300{
1301 u64 ratio;
1302
1303 /* Guest TSC same frequency as host TSC? */
1304 if (!scale) {
1305 vcpu->arch.tsc_scaling_ratio = kvm_default_tsc_scaling_ratio;
1306 return 0;
1307 }
1308
1309 /* TSC scaling supported? */
1310 if (!kvm_has_tsc_control) {
1311 if (user_tsc_khz > tsc_khz) {
1312 vcpu->arch.tsc_catchup = 1;
1313 vcpu->arch.tsc_always_catchup = 1;
1314 return 0;
1315 } else {
1316 WARN(1, "user requested TSC rate below hardware speed\n");
1317 return -1;
1318 }
1319 }
1320
1321 /* TSC scaling required - calculate ratio */
1322 ratio = mul_u64_u32_div(1ULL << kvm_tsc_scaling_ratio_frac_bits,
1323 user_tsc_khz, tsc_khz);
1324
1325 if (ratio == 0 || ratio >= kvm_max_tsc_scaling_ratio) {
1326 WARN_ONCE(1, "Invalid TSC scaling ratio - virtual-tsc-khz=%u\n",
1327 user_tsc_khz);
1328 return -1;
1329 }
1330
1331 vcpu->arch.tsc_scaling_ratio = ratio;
1332 return 0;
1333}
1334
4941b8cb 1335static int kvm_set_tsc_khz(struct kvm_vcpu *vcpu, u32 user_tsc_khz)
759379dd 1336{
cc578287
ZA		 1337 u32 thresh_lo, thresh_hi;
1338 int use_scaling = 0;
217fc9cf 1339
03ba32ca 1340 /* tsc_khz can be zero if TSC calibration fails */
4941b8cb 1341 if (user_tsc_khz == 0) {
ad721883
HZ		 1342 /* set tsc_scaling_ratio to a safe value */
1343 vcpu->arch.tsc_scaling_ratio = kvm_default_tsc_scaling_ratio;
381d585c 1344 return -1;
ad721883 1345 }
03ba32ca 1346
c285545f 1347 /* Compute a scale to convert nanoseconds in TSC cycles */
3ae13faa 1348 kvm_get_time_scale(user_tsc_khz * 1000LL, NSEC_PER_SEC,
cc578287
ZA		 1349 &vcpu->arch.virtual_tsc_shift,
1350 &vcpu->arch.virtual_tsc_mult);
4941b8cb 1351 vcpu->arch.virtual_tsc_khz = user_tsc_khz;
cc578287
ZA		 1352
1353 /*
1354 * Compute the variation in TSC rate which is acceptable
1355 * within the range of tolerance and decide if the
1356 * rate being applied is within that bounds of the hardware
1357 * rate. If so, no scaling or compensation need be done.
1358 */
1359 thresh_lo = adjust_tsc_khz(tsc_khz, -tsc_tolerance_ppm);
1360 thresh_hi = adjust_tsc_khz(tsc_khz, tsc_tolerance_ppm);
4941b8cb
PB		 1361 if (user_tsc_khz < thresh_lo || user_tsc_khz > thresh_hi) {
1362 pr_debug("kvm: requested TSC rate %u falls outside tolerance [%u,%u]\n", user_tsc_khz, thresh_lo, thresh_hi);
cc578287
ZA		 1363 use_scaling = 1;
1364 }
4941b8cb 1365 return set_tsc_khz(vcpu, user_tsc_khz, use_scaling);
c285545f
ZA		 1366}
1367
1368static u64 compute_guest_tsc(struct kvm_vcpu *vcpu, s64 kernel_ns)
1369{
e26101b1 1370 u64 tsc = pvclock_scale_delta(kernel_ns-vcpu->arch.this_tsc_nsec,
cc578287
ZA		 1371 vcpu->arch.virtual_tsc_mult,
1372 vcpu->arch.virtual_tsc_shift);
e26101b1 1373 tsc += vcpu->arch.this_tsc_write;
c285545f
ZA		 1374 return tsc;
1375}
1376
69b0049a 1377static void kvm_track_tsc_matching(struct kvm_vcpu *vcpu)
b48aa97e
MT		 1378{
1379#ifdef CONFIG_X86_64
1380 bool vcpus_matched;
b48aa97e
MT		 1381 struct kvm_arch *ka = &vcpu->kvm->arch;
1382 struct pvclock_gtod_data *gtod = &pvclock_gtod_data;
1383
1384 vcpus_matched = (ka->nr_vcpus_matched_tsc + 1 ==
1385 atomic_read(&vcpu->kvm->online_vcpus));
1386
7f187922
MT		 1387 /*
1388 * Once the masterclock is enabled, always perform request in
1389 * order to update it.
1390 *
1391 * In order to enable masterclock, the host clocksource must be TSC
1392 * and the vcpus need to have matched TSCs. When that happens,
1393 * perform request to enable masterclock.
1394 */
1395 if (ka->use_master_clock ||
1396 (gtod->clock.vclock_mode == VCLOCK_TSC && vcpus_matched))
b48aa97e
MT		 1397 kvm_make_request(KVM_REQ_MASTERCLOCK_UPDATE, vcpu);
1398
1399 trace_kvm_track_tsc(vcpu->vcpu_id, ka->nr_vcpus_matched_tsc,
1400 atomic_read(&vcpu->kvm->online_vcpus),
1401 ka->use_master_clock, gtod->clock.vclock_mode);
1402#endif
1403}
1404
ba904635
WA		 1405static void update_ia32_tsc_adjust_msr(struct kvm_vcpu *vcpu, s64 offset)
1406{
3e3f5026 1407 u64 curr_offset = vcpu->arch.tsc_offset;
ba904635
WA		 1408 vcpu->arch.ia32_tsc_adjust_msr += offset - curr_offset;
1409}
1410
35181e86
HZ		 1411/*
1412 * Multiply tsc by a fixed point number represented by ratio.
1413 *
1414 * The most significant 64-N bits (mult) of ratio represent the
1415 * integral part of the fixed point number; the remaining N bits
1416 * (frac) represent the fractional part, ie. ratio represents a fixed
1417 * point number (mult + frac * 2^(-N)).
1418 *
1419 * N equals to kvm_tsc_scaling_ratio_frac_bits.
1420 */
1421static inline u64 __scale_tsc(u64 ratio, u64 tsc)
1422{
1423 return mul_u64_u64_shr(tsc, ratio, kvm_tsc_scaling_ratio_frac_bits);
1424}
1425
1426u64 kvm_scale_tsc(struct kvm_vcpu *vcpu, u64 tsc)
1427{
1428 u64 _tsc = tsc;
1429 u64 ratio = vcpu->arch.tsc_scaling_ratio;
1430
1431 if (ratio != kvm_default_tsc_scaling_ratio)
1432 _tsc = __scale_tsc(ratio, tsc);
1433
1434 return _tsc;
1435}
1436EXPORT_SYMBOL_GPL(kvm_scale_tsc);
1437
07c1419a
HZ		 1438static u64 kvm_compute_tsc_offset(struct kvm_vcpu *vcpu, u64 target_tsc)
1439{
1440 u64 tsc;
1441
1442 tsc = kvm_scale_tsc(vcpu, rdtsc());
1443
1444 return target_tsc - tsc;
1445}
1446
4ba76538
HZ		 1447u64 kvm_read_l1_tsc(struct kvm_vcpu *vcpu, u64 host_tsc)
1448{
ea26e4ec 1449 return vcpu->arch.tsc_offset + kvm_scale_tsc(vcpu, host_tsc);
4ba76538
HZ		 1450}
1451EXPORT_SYMBOL_GPL(kvm_read_l1_tsc);
1452
a545ab6a
LC		 1453static void kvm_vcpu_write_tsc_offset(struct kvm_vcpu *vcpu, u64 offset)
1454{
1455 kvm_x86_ops->write_tsc_offset(vcpu, offset);
1456 vcpu->arch.tsc_offset = offset;
1457}
1458
8fe8ab46 1459void kvm_write_tsc(struct kvm_vcpu *vcpu, struct msr_data *msr)
99e3e30a
ZA		 1460{
1461 struct kvm *kvm = vcpu->kvm;
f38e098f 1462 u64 offset, ns, elapsed;
99e3e30a 1463 unsigned long flags;
b48aa97e 1464 bool matched;
0d3da0d2 1465 bool already_matched;
8fe8ab46 1466 u64 data = msr->data;
c5e8ec8e 1467 bool synchronizing = false;
99e3e30a 1468
038f8c11 1469 raw_spin_lock_irqsave(&kvm->arch.tsc_write_lock, flags);
07c1419a 1470 offset = kvm_compute_tsc_offset(vcpu, data);
108b249c 1471 ns = ktime_get_boot_ns();
f38e098f 1472 elapsed = ns - kvm->arch.last_tsc_nsec;
5d3cb0f6 1473
03ba32ca 1474 if (vcpu->arch.virtual_tsc_khz) {
bd8fab39
DP		 1475 if (data == 0 && msr->host_initiated) {
1476 /*
1477 * detection of vcpu initialization -- need to sync
1478 * with other vCPUs. This particularly helps to keep
1479 * kvm_clock stable after CPU hotplug
1480 */
1481 synchronizing = true;
1482 } else {
1483 u64 tsc_exp = kvm->arch.last_tsc_write +
1484 nsec_to_cycles(vcpu, elapsed);
1485 u64 tsc_hz = vcpu->arch.virtual_tsc_khz * 1000LL;
1486 /*
1487 * Special case: TSC write with a small delta (1 second)
1488 * of virtual cycle time against real time is
1489 * interpreted as an attempt to synchronize the CPU.
1490 */
1491 synchronizing = data < tsc_exp + tsc_hz &&
1492 data + tsc_hz > tsc_exp;
1493 }
c5e8ec8e 1494 }
f38e098f
ZA		 1495
1496 /*
5d3cb0f6
ZA		 1497 * For a reliable TSC, we can match TSC offsets, and for an unstable
1498 * TSC, we add elapsed time in this computation. We could let the
1499 * compensation code attempt to catch up if we fall behind, but
1500 * it's better to try to match offsets from the beginning.
1501 */
c5e8ec8e 1502 if (synchronizing &&
5d3cb0f6 1503 vcpu->arch.virtual_tsc_khz == kvm->arch.last_tsc_khz) {
f38e098f 1504 if (!check_tsc_unstable()) {
e26101b1 1505 offset = kvm->arch.cur_tsc_offset;
f38e098f
ZA		 1506 pr_debug("kvm: matched tsc offset for %llu\n", data);
1507 } else {
857e4099 1508 u64 delta = nsec_to_cycles(vcpu, elapsed);
5d3cb0f6 1509 data += delta;
07c1419a 1510 offset = kvm_compute_tsc_offset(vcpu, data);
759379dd 1511 pr_debug("kvm: adjusted tsc offset by %llu\n", delta);
f38e098f 1512 }
b48aa97e 1513 matched = true;
0d3da0d2 1514 already_matched = (vcpu->arch.this_tsc_generation == kvm->arch.cur_tsc_generation);
e26101b1
ZA		 1515 } else {
1516 /*
1517 * We split periods of matched TSC writes into generations.
1518 * For each generation, we track the original measured
1519 * nanosecond time, offset, and write, so if TSCs are in
1520 * sync, we can match exact offset, and if not, we can match
4a969980 1521 * exact software computation in compute_guest_tsc()
e26101b1
ZA		 1522 *
1523 * These values are tracked in kvm->arch.cur_xxx variables.
1524 */
1525 kvm->arch.cur_tsc_generation++;
1526 kvm->arch.cur_tsc_nsec = ns;
1527 kvm->arch.cur_tsc_write = data;
1528 kvm->arch.cur_tsc_offset = offset;
b48aa97e 1529 matched = false;
0d3da0d2 1530 pr_debug("kvm: new tsc generation %llu, clock %llu\n",
e26101b1 1531 kvm->arch.cur_tsc_generation, data);
f38e098f 1532 }
e26101b1
ZA		 1533
1534 /*
1535 * We also track th most recent recorded KHZ, write and time to
1536 * allow the matching interval to be extended at each write.
1537 */
f38e098f
ZA		 1538 kvm->arch.last_tsc_nsec = ns;
1539 kvm->arch.last_tsc_write = data;
5d3cb0f6 1540 kvm->arch.last_tsc_khz = vcpu->arch.virtual_tsc_khz;
99e3e30a 1541
b183aa58 1542 vcpu->arch.last_guest_tsc = data;
e26101b1
ZA		 1543
1544 /* Keep track of which generation this VCPU has synchronized to */
1545 vcpu->arch.this_tsc_generation = kvm->arch.cur_tsc_generation;
1546 vcpu->arch.this_tsc_nsec = kvm->arch.cur_tsc_nsec;
1547 vcpu->arch.this_tsc_write = kvm->arch.cur_tsc_write;
1548
d6321d49 1549 if (!msr->host_initiated && guest_cpuid_has(vcpu, X86_FEATURE_TSC_ADJUST))
ba904635 1550 update_ia32_tsc_adjust_msr(vcpu, offset);
d6321d49 1551
a545ab6a 1552 kvm_vcpu_write_tsc_offset(vcpu, offset);
e26101b1 1553 raw_spin_unlock_irqrestore(&kvm->arch.tsc_write_lock, flags);
b48aa97e
MT		 1554
1555 spin_lock(&kvm->arch.pvclock_gtod_sync_lock);
0d3da0d2 1556 if (!matched) {
b48aa97e 1557 kvm->arch.nr_vcpus_matched_tsc = 0;
0d3da0d2
TG		 1558 } else if (!already_matched) {
1559 kvm->arch.nr_vcpus_matched_tsc++;
1560 }
b48aa97e
MT		 1561
1562 kvm_track_tsc_matching(vcpu);
1563 spin_unlock(&kvm->arch.pvclock_gtod_sync_lock);
99e3e30a 1564}
e26101b1 1565
99e3e30a
ZA		 1566EXPORT_SYMBOL_GPL(kvm_write_tsc);
1567
58ea6767
HZ		 1568static inline void adjust_tsc_offset_guest(struct kvm_vcpu *vcpu,
1569 s64 adjustment)
1570{
ea26e4ec 1571 kvm_vcpu_write_tsc_offset(vcpu, vcpu->arch.tsc_offset + adjustment);
58ea6767
HZ		 1572}
1573
1574static inline void adjust_tsc_offset_host(struct kvm_vcpu *vcpu, s64 adjustment)
1575{
1576 if (vcpu->arch.tsc_scaling_ratio != kvm_default_tsc_scaling_ratio)
1577 WARN_ON(adjustment < 0);
1578 adjustment = kvm_scale_tsc(vcpu, (u64) adjustment);
ea26e4ec 1579 adjust_tsc_offset_guest(vcpu, adjustment);
58ea6767
HZ		 1580}
1581
d828199e
MT		 1582#ifdef CONFIG_X86_64
1583
a5a1d1c2 1584static u64 read_tsc(void)
d828199e 1585{
a5a1d1c2 1586 u64 ret = (u64)rdtsc_ordered();
03b9730b 1587 u64 last = pvclock_gtod_data.clock.cycle_last;
d828199e
MT		 1588
1589 if (likely(ret >= last))
1590 return ret;
1591
1592 /*
1593 * GCC likes to generate cmov here, but this branch is extremely
6a6256f9 1594 * predictable (it's just a function of time and the likely is
d828199e
MT		 1595 * very likely) and there's a data dependence, so force GCC
1596 * to generate a branch instead. I don't barrier() because
1597 * we don't actually need a barrier, and if this function
1598 * ever gets inlined it will generate worse code.
1599 */
1600 asm volatile ("");
1601 return last;
1602}
1603
a5a1d1c2 1604static inline u64 vgettsc(u64 *cycle_now)
d828199e
MT		 1605{
1606 long v;
1607 struct pvclock_gtod_data *gtod = &pvclock_gtod_data;
1608
1609 *cycle_now = read_tsc();
1610
1611 v = (*cycle_now - gtod->clock.cycle_last) & gtod->clock.mask;
1612 return v * gtod->clock.mult;
1613}
1614
a5a1d1c2 1615static int do_monotonic_boot(s64 *t, u64 *cycle_now)
d828199e 1616{
cbcf2dd3 1617 struct pvclock_gtod_data *gtod = &pvclock_gtod_data;
d828199e 1618 unsigned long seq;
d828199e 1619 int mode;
cbcf2dd3 1620 u64 ns;
d828199e 1621
d828199e
MT		 1622 do {
1623 seq = read_seqcount_begin(&gtod->seq);
1624 mode = gtod->clock.vclock_mode;
cbcf2dd3 1625 ns = gtod->nsec_base;
d828199e
MT		 1626 ns += vgettsc(cycle_now);
1627 ns >>= gtod->clock.shift;
cbcf2dd3 1628 ns += gtod->boot_ns;
d828199e 1629 } while (unlikely(read_seqcount_retry(&gtod->seq, seq)));
cbcf2dd3 1630 *t = ns;
d828199e
MT		 1631
1632 return mode;
1633}
1634
55dd00a7
MT		 1635static int do_realtime(struct timespec *ts, u64 *cycle_now)
1636{
1637 struct pvclock_gtod_data *gtod = &pvclock_gtod_data;
1638 unsigned long seq;
1639 int mode;
1640 u64 ns;
1641
1642 do {
1643 seq = read_seqcount_begin(&gtod->seq);
1644 mode = gtod->clock.vclock_mode;
1645 ts->tv_sec = gtod->wall_time_sec;
1646 ns = gtod->nsec_base;
1647 ns += vgettsc(cycle_now);
1648 ns >>= gtod->clock.shift;
1649 } while (unlikely(read_seqcount_retry(&gtod->seq, seq)));
1650
1651 ts->tv_sec += __iter_div_u64_rem(ns, NSEC_PER_SEC, &ns);
1652 ts->tv_nsec = ns;
1653
1654 return mode;
1655}
1656
d828199e 1657/* returns true if host is using tsc clocksource */
a5a1d1c2 1658static bool kvm_get_time_and_clockread(s64 *kernel_ns, u64 *cycle_now)
d828199e 1659{
d828199e
MT		 1660 /* checked again under seqlock below */
1661 if (pvclock_gtod_data.clock.vclock_mode != VCLOCK_TSC)
1662 return false;
1663
cbcf2dd3 1664 return do_monotonic_boot(kernel_ns, cycle_now) == VCLOCK_TSC;
d828199e 1665}
55dd00a7
MT		 1666
1667/* returns true if host is using tsc clocksource */
1668static bool kvm_get_walltime_and_clockread(struct timespec *ts,
1669 u64 *cycle_now)
1670{
1671 /* checked again under seqlock below */
1672 if (pvclock_gtod_data.clock.vclock_mode != VCLOCK_TSC)
1673 return false;
1674
1675 return do_realtime(ts, cycle_now) == VCLOCK_TSC;
1676}
d828199e
MT		 1677#endif
1678
1679/*
1680 *
b48aa97e
MT		 1681 * Assuming a stable TSC across physical CPUS, and a stable TSC
1682 * across virtual CPUs, the following condition is possible.
1683 * Each numbered line represents an event visible to both
d828199e
MT		 1684 * CPUs at the next numbered event.
1685 *
1686 * "timespecX" represents host monotonic time. "tscX" represents
1687 * RDTSC value.
1688 *
1689 * VCPU0 on CPU0 | VCPU1 on CPU1
1690 *
1691 * 1. read timespec0,tsc0
1692 * 2. | timespec1 = timespec0 + N
1693 * | tsc1 = tsc0 + M
1694 * 3. transition to guest | transition to guest
1695 * 4. ret0 = timespec0 + (rdtsc - tsc0) |
1696 * 5. | ret1 = timespec1 + (rdtsc - tsc1)
1697 * | ret1 = timespec0 + N + (rdtsc - (tsc0 + M))
1698 *
1699 * Since ret0 update is visible to VCPU1 at time 5, to obey monotonicity:
1700 *
1701 * - ret0 < ret1
1702 * - timespec0 + (rdtsc - tsc0) < timespec0 + N + (rdtsc - (tsc0 + M))
1703 * ...
1704 * - 0 < N - M => M < N
1705 *
1706 * That is, when timespec0 != timespec1, M < N. Unfortunately that is not
1707 * always the case (the difference between two distinct xtime instances
1708 * might be smaller then the difference between corresponding TSC reads,
1709 * when updating guest vcpus pvclock areas).
1710 *
1711 * To avoid that problem, do not allow visibility of distinct
1712 * system_timestamp/tsc_timestamp values simultaneously: use a master
1713 * copy of host monotonic time values. Update that master copy
1714 * in lockstep.
1715 *
b48aa97e 1716 * Rely on synchronization of host TSCs and guest TSCs for monotonicity.
d828199e
MT		 1717 *
1718 */
1719
1720static void pvclock_update_vm_gtod_copy(struct kvm *kvm)
1721{
1722#ifdef CONFIG_X86_64
1723 struct kvm_arch *ka = &kvm->arch;
1724 int vclock_mode;
b48aa97e
MT		 1725 bool host_tsc_clocksource, vcpus_matched;
1726
1727 vcpus_matched = (ka->nr_vcpus_matched_tsc + 1 ==
1728 atomic_read(&kvm->online_vcpus));
d828199e
MT		 1729
1730 /*
1731 * If the host uses TSC clock, then passthrough TSC as stable
1732 * to the guest.
1733 */
b48aa97e 1734 host_tsc_clocksource = kvm_get_time_and_clockread(
d828199e
MT		 1735 &ka->master_kernel_ns,
1736 &ka->master_cycle_now);
1737
16a96021 1738 ka->use_master_clock = host_tsc_clocksource && vcpus_matched
a826faf1 1739 && !ka->backwards_tsc_observed
54750f2c 1740 && !ka->boot_vcpu_runs_old_kvmclock;
b48aa97e 1741
d828199e
MT		 1742 if (ka->use_master_clock)
1743 atomic_set(&kvm_guest_has_master_clock, 1);
1744
1745 vclock_mode = pvclock_gtod_data.clock.vclock_mode;
b48aa97e
MT		 1746 trace_kvm_update_master_clock(ka->use_master_clock, vclock_mode,
1747 vcpus_matched);
d828199e
MT		 1748#endif
1749}
1750
2860c4b1
PB		 1751void kvm_make_mclock_inprogress_request(struct kvm *kvm)
1752{
1753 kvm_make_all_cpus_request(kvm, KVM_REQ_MCLOCK_INPROGRESS);
1754}
1755
2e762ff7
MT		 1756static void kvm_gen_update_masterclock(struct kvm *kvm)
1757{
1758#ifdef CONFIG_X86_64
1759 int i;
1760 struct kvm_vcpu *vcpu;
1761 struct kvm_arch *ka = &kvm->arch;
1762
1763 spin_lock(&ka->pvclock_gtod_sync_lock);
1764 kvm_make_mclock_inprogress_request(kvm);
1765 /* no guest entries from this point */
1766 pvclock_update_vm_gtod_copy(kvm);
1767
1768 kvm_for_each_vcpu(i, vcpu, kvm)
105b21bb 1769 kvm_make_request(KVM_REQ_CLOCK_UPDATE, vcpu);
2e762ff7
MT		 1770
1771 /* guest entries allowed */
1772 kvm_for_each_vcpu(i, vcpu, kvm)
72875d8a 1773 kvm_clear_request(KVM_REQ_MCLOCK_INPROGRESS, vcpu);
2e762ff7
MT		 1774
1775 spin_unlock(&ka->pvclock_gtod_sync_lock);
1776#endif
1777}
1778
e891a32e 1779u64 get_kvmclock_ns(struct kvm *kvm)
108b249c 1780{
108b249c 1781 struct kvm_arch *ka = &kvm->arch;
8b953440 1782 struct pvclock_vcpu_time_info hv_clock;
e2c2206a 1783 u64 ret;
108b249c 1784
8b953440
PB		 1785 spin_lock(&ka->pvclock_gtod_sync_lock);
1786 if (!ka->use_master_clock) {
1787 spin_unlock(&ka->pvclock_gtod_sync_lock);
1788 return ktime_get_boot_ns() + ka->kvmclock_offset;
108b249c
PB		 1789 }
1790
8b953440
PB		 1791 hv_clock.tsc_timestamp = ka->master_cycle_now;
1792 hv_clock.system_time = ka->master_kernel_ns + ka->kvmclock_offset;
1793 spin_unlock(&ka->pvclock_gtod_sync_lock);
1794
e2c2206a
WL		 1795 /* both __this_cpu_read() and rdtsc() should be on the same cpu */
1796 get_cpu();
1797
8b953440
PB		 1798 kvm_get_time_scale(NSEC_PER_SEC, __this_cpu_read(cpu_tsc_khz) * 1000LL,
1799 &hv_clock.tsc_shift,
1800 &hv_clock.tsc_to_system_mul);
e2c2206a
WL		 1801 ret = __pvclock_read_cycles(&hv_clock, rdtsc());
1802
1803 put_cpu();
1804
1805 return ret;
108b249c
PB		 1806}
1807
0d6dd2ff
PB		 1808static void kvm_setup_pvclock_page(struct kvm_vcpu *v)
1809{
1810 struct kvm_vcpu_arch *vcpu = &v->arch;
1811 struct pvclock_vcpu_time_info guest_hv_clock;
1812
4e335d9e 1813 if (unlikely(kvm_read_guest_cached(v->kvm, &vcpu->pv_time,
0d6dd2ff
PB		 1814 &guest_hv_clock, sizeof(guest_hv_clock))))
1815 return;
1816
1817 /* This VCPU is paused, but it's legal for a guest to read another
1818 * VCPU's kvmclock, so we really have to follow the specification where
1819 * it says that version is odd if data is being modified, and even after
1820 * it is consistent.
1821 *
1822 * Version field updates must be kept separate. This is because
1823 * kvm_write_guest_cached might use a "rep movs" instruction, and
1824 * writes within a string instruction are weakly ordered. So there
1825 * are three writes overall.
1826 *
1827 * As a small optimization, only write the version field in the first
1828 * and third write. The vcpu->pv_time cache is still valid, because the
1829 * version field is the first in the struct.
1830 */
1831 BUILD_BUG_ON(offsetof(struct pvclock_vcpu_time_info, version) != 0);
1832
1833 vcpu->hv_clock.version = guest_hv_clock.version + 1;
4e335d9e
PB		 1834 kvm_write_guest_cached(v->kvm, &vcpu->pv_time,
1835 &vcpu->hv_clock,
1836 sizeof(vcpu->hv_clock.version));
0d6dd2ff
PB		 1837
1838 smp_wmb();
1839
1840 /* retain PVCLOCK_GUEST_STOPPED if set in guest copy */
1841 vcpu->hv_clock.flags |= (guest_hv_clock.flags & PVCLOCK_GUEST_STOPPED);
1842
1843 if (vcpu->pvclock_set_guest_stopped_request) {
1844 vcpu->hv_clock.flags |= PVCLOCK_GUEST_STOPPED;
1845 vcpu->pvclock_set_guest_stopped_request = false;
1846 }
1847
1848 trace_kvm_pvclock_update(v->vcpu_id, &vcpu->hv_clock);
1849
4e335d9e
PB		 1850 kvm_write_guest_cached(v->kvm, &vcpu->pv_time,
1851 &vcpu->hv_clock,
1852 sizeof(vcpu->hv_clock));
0d6dd2ff
PB		 1853
1854 smp_wmb();
1855
1856 vcpu->hv_clock.version++;
4e335d9e
PB		 1857 kvm_write_guest_cached(v->kvm, &vcpu->pv_time,
1858 &vcpu->hv_clock,
1859 sizeof(vcpu->hv_clock.version));
0d6dd2ff
PB		 1860}
1861
34c238a1 1862static int kvm_guest_time_update(struct kvm_vcpu *v)
18068523 1863{
78db6a50 1864 unsigned long flags, tgt_tsc_khz;
18068523 1865 struct kvm_vcpu_arch *vcpu = &v->arch;
d828199e 1866 struct kvm_arch *ka = &v->kvm->arch;
f25e656d 1867 s64 kernel_ns;
d828199e 1868 u64 tsc_timestamp, host_tsc;
51d59c6b 1869 u8 pvclock_flags;
d828199e
MT		 1870 bool use_master_clock;
1871
1872 kernel_ns = 0;
1873 host_tsc = 0;
18068523 1874
d828199e
MT		 1875 /*
1876 * If the host uses TSC clock, then passthrough TSC as stable
1877 * to the guest.
1878 */
1879 spin_lock(&ka->pvclock_gtod_sync_lock);
1880 use_master_clock = ka->use_master_clock;
1881 if (use_master_clock) {
1882 host_tsc = ka->master_cycle_now;
1883 kernel_ns = ka->master_kernel_ns;
1884 }
1885 spin_unlock(&ka->pvclock_gtod_sync_lock);
c09664bb
MT		 1886
1887 /* Keep irq disabled to prevent changes to the clock */
1888 local_irq_save(flags);
78db6a50
PB		 1889 tgt_tsc_khz = __this_cpu_read(cpu_tsc_khz);
1890 if (unlikely(tgt_tsc_khz == 0)) {
c09664bb
MT		 1891 local_irq_restore(flags);
1892 kvm_make_request(KVM_REQ_CLOCK_UPDATE, v);
1893 return 1;
1894 }
d828199e 1895 if (!use_master_clock) {
4ea1636b 1896 host_tsc = rdtsc();
108b249c 1897 kernel_ns = ktime_get_boot_ns();
d828199e
MT		 1898 }
1899
4ba76538 1900 tsc_timestamp = kvm_read_l1_tsc(v, host_tsc);
d828199e 1901
c285545f
ZA		 1902 /*
1903 * We may have to catch up the TSC to match elapsed wall clock
1904 * time for two reasons, even if kvmclock is used.
1905 * 1) CPU could have been running below the maximum TSC rate
1906 * 2) Broken TSC compensation resets the base at each VCPU
1907 * entry to avoid unknown leaps of TSC even when running
1908 * again on the same CPU. This may cause apparent elapsed
1909 * time to disappear, and the guest to stand still or run
1910 * very slowly.
1911 */
1912 if (vcpu->tsc_catchup) {
1913 u64 tsc = compute_guest_tsc(v, kernel_ns);
1914 if (tsc > tsc_timestamp) {
f1e2b260 1915 adjust_tsc_offset_guest(v, tsc - tsc_timestamp);
c285545f
ZA		 1916 tsc_timestamp = tsc;
1917 }
50d0a0f9
GH		 1918 }
1919
18068523
GOC		 1920 local_irq_restore(flags);
1921
0d6dd2ff 1922 /* With all the info we got, fill in the values */
18068523 1923
78db6a50
PB		 1924 if (kvm_has_tsc_control)
1925 tgt_tsc_khz = kvm_scale_tsc(v, tgt_tsc_khz);
1926
1927 if (unlikely(vcpu->hw_tsc_khz != tgt_tsc_khz)) {
3ae13faa 1928 kvm_get_time_scale(NSEC_PER_SEC, tgt_tsc_khz * 1000LL,
5f4e3f88
ZA		 1929 &vcpu->hv_clock.tsc_shift,
1930 &vcpu->hv_clock.tsc_to_system_mul);
78db6a50 1931 vcpu->hw_tsc_khz = tgt_tsc_khz;
8cfdc000
ZA		 1932 }
1933
1d5f066e 1934 vcpu->hv_clock.tsc_timestamp = tsc_timestamp;
759379dd 1935 vcpu->hv_clock.system_time = kernel_ns + v->kvm->arch.kvmclock_offset;
28e4639a 1936 vcpu->last_guest_tsc = tsc_timestamp;
51d59c6b 1937
d828199e 1938 /* If the host uses TSC clocksource, then it is stable */
0d6dd2ff 1939 pvclock_flags = 0;
d828199e
MT		 1940 if (use_master_clock)
1941 pvclock_flags |= PVCLOCK_TSC_STABLE_BIT;
1942
78c0337a
MT		 1943 vcpu->hv_clock.flags = pvclock_flags;
1944
095cf55d
PB		 1945 if (vcpu->pv_time_enabled)
1946 kvm_setup_pvclock_page(v);
1947 if (v == kvm_get_vcpu(v->kvm, 0))
1948 kvm_hv_setup_tsc_page(v->kvm, &vcpu->hv_clock);
8cfdc000 1949 return 0;
c8076604
GH		 1950}
1951
0061d53d
MT		 1952/*
1953 * kvmclock updates which are isolated to a given vcpu, such as
1954 * vcpu->cpu migration, should not allow system_timestamp from
1955 * the rest of the vcpus to remain static. Otherwise ntp frequency
1956 * correction applies to one vcpu's system_timestamp but not
1957 * the others.
1958 *
1959 * So in those cases, request a kvmclock update for all vcpus.
7e44e449
AJ		 1960 * We need to rate-limit these requests though, as they can
1961 * considerably slow guests that have a large number of vcpus.
1962 * The time for a remote vcpu to update its kvmclock is bound
1963 * by the delay we use to rate-limit the updates.
0061d53d
MT		 1964 */
1965
7e44e449
AJ		 1966#define KVMCLOCK_UPDATE_DELAY msecs_to_jiffies(100)
1967
1968static void kvmclock_update_fn(struct work_struct *work)
0061d53d
MT		 1969{
1970 int i;
7e44e449
AJ		 1971 struct delayed_work *dwork = to_delayed_work(work);
1972 struct kvm_arch *ka = container_of(dwork, struct kvm_arch,
1973 kvmclock_update_work);
1974 struct kvm *kvm = container_of(ka, struct kvm, arch);
0061d53d
MT		 1975 struct kvm_vcpu *vcpu;
1976
1977 kvm_for_each_vcpu(i, vcpu, kvm) {
105b21bb 1978 kvm_make_request(KVM_REQ_CLOCK_UPDATE, vcpu);
0061d53d
MT		 1979 kvm_vcpu_kick(vcpu);
1980 }
1981}
1982
7e44e449
AJ		 1983static void kvm_gen_kvmclock_update(struct kvm_vcpu *v)
1984{
1985 struct kvm *kvm = v->kvm;
1986
105b21bb 1987 kvm_make_request(KVM_REQ_CLOCK_UPDATE, v);
7e44e449
AJ		 1988 schedule_delayed_work(&kvm->arch.kvmclock_update_work,
1989 KVMCLOCK_UPDATE_DELAY);
1990}
1991
332967a3
AJ		 1992#define KVMCLOCK_SYNC_PERIOD (300 * HZ)
1993
1994static void kvmclock_sync_fn(struct work_struct *work)
1995{
1996 struct delayed_work *dwork = to_delayed_work(work);
1997 struct kvm_arch *ka = container_of(dwork, struct kvm_arch,
1998 kvmclock_sync_work);
1999 struct kvm *kvm = container_of(ka, struct kvm, arch);
2000
630994b3
MT		 2001 if (!kvmclock_periodic_sync)
2002 return;
2003
332967a3
AJ		 2004 schedule_delayed_work(&kvm->arch.kvmclock_update_work, 0);
2005 schedule_delayed_work(&kvm->arch.kvmclock_sync_work,
2006 KVMCLOCK_SYNC_PERIOD);
2007}
2008
9ffd986c 2009static int set_msr_mce(struct kvm_vcpu *vcpu, struct msr_data *msr_info)
15c4a640 2010{
890ca9ae
HY		 2011 u64 mcg_cap = vcpu->arch.mcg_cap;
2012 unsigned bank_num = mcg_cap & 0xff;
9ffd986c
WL		 2013 u32 msr = msr_info->index;
2014 u64 data = msr_info->data;
890ca9ae 2015
15c4a640 2016 switch (msr) {
15c4a640 2017 case MSR_IA32_MCG_STATUS:
890ca9ae 2018 vcpu->arch.mcg_status = data;
15c4a640 2019 break;
c7ac679c 2020 case MSR_IA32_MCG_CTL:
890ca9ae
HY		 2021 if (!(mcg_cap & MCG_CTL_P))
2022 return 1;
2023 if (data != 0 && data != ~(u64)0)
2024 return -1;
2025 vcpu->arch.mcg_ctl = data;
2026 break;
2027 default:
2028 if (msr >= MSR_IA32_MC0_CTL &&
81760dcc 2029 msr < MSR_IA32_MCx_CTL(bank_num)) {
890ca9ae 2030 u32 offset = msr - MSR_IA32_MC0_CTL;
114be429
AP		 2031 /* only 0 or all 1s can be written to IA32_MCi_CTL
2032 * some Linux kernels though clear bit 10 in bank 4 to
2033 * workaround a BIOS/GART TBL issue on AMD K8s, ignore
2034 * this to avoid an uncatched #GP in the guest
2035 */
890ca9ae 2036 if ((offset & 0x3) == 0 &&
114be429 2037 data != 0 && (data | (1 << 10)) != ~(u64)0)
890ca9ae 2038 return -1;
9ffd986c
WL		 2039 if (!msr_info->host_initiated &&
2040 (offset & 0x3) == 1 && data != 0)
2041 return -1;
890ca9ae
HY		 2042 vcpu->arch.mce_banks[offset] = data;
2043 break;
2044 }
2045 return 1;
2046 }
2047 return 0;
2048}
2049
ffde22ac
ES		 2050static int xen_hvm_config(struct kvm_vcpu *vcpu, u64 data)
2051{
2052 struct kvm *kvm = vcpu->kvm;
2053 int lm = is_long_mode(vcpu);
2054 u8 *blob_addr = lm ? (u8 *)(long)kvm->arch.xen_hvm_config.blob_addr_64
2055 : (u8 *)(long)kvm->arch.xen_hvm_config.blob_addr_32;
2056 u8 blob_size = lm ? kvm->arch.xen_hvm_config.blob_size_64
2057 : kvm->arch.xen_hvm_config.blob_size_32;
2058 u32 page_num = data & ~PAGE_MASK;
2059 u64 page_addr = data & PAGE_MASK;
2060 u8 *page;
2061 int r;
2062
2063 r = -E2BIG;
2064 if (page_num >= blob_size)
2065 goto out;
2066 r = -ENOMEM;
ff5c2c03
SL		 2067 page = memdup_user(blob_addr + (page_num * PAGE_SIZE), PAGE_SIZE);
2068 if (IS_ERR(page)) {
2069 r = PTR_ERR(page);
ffde22ac 2070 goto out;
ff5c2c03 2071 }
54bf36aa 2072 if (kvm_vcpu_write_guest(vcpu, page_addr, page, PAGE_SIZE))
ffde22ac
ES		 2073 goto out_free;
2074 r = 0;
2075out_free:
2076 kfree(page);
2077out:
2078 return r;
2079}
2080
344d9588
GN		 2081static int kvm_pv_enable_async_pf(struct kvm_vcpu *vcpu, u64 data)
2082{
2083 gpa_t gpa = data & ~0x3f;
2084
52a5c155
WL		 2085 /* Bits 3:5 are reserved, Should be zero */
2086 if (data & 0x38)
344d9588
GN		 2087 return 1;
2088
2089 vcpu->arch.apf.msr_val = data;
2090
2091 if (!(data & KVM_ASYNC_PF_ENABLED)) {
2092 kvm_clear_async_pf_completion_queue(vcpu);
2093 kvm_async_pf_hash_reset(vcpu);
2094 return 0;
2095 }
2096
4e335d9e 2097 if (kvm_gfn_to_hva_cache_init(vcpu->kvm, &vcpu->arch.apf.data, gpa,
8f964525 2098 sizeof(u32)))
344d9588
GN		 2099 return 1;
2100
6adba527 2101 vcpu->arch.apf.send_user_only = !(data & KVM_ASYNC_PF_SEND_ALWAYS);
52a5c155 2102 vcpu->arch.apf.delivery_as_pf_vmexit = data & KVM_ASYNC_PF_DELIVERY_AS_PF_VMEXIT;
344d9588
GN		 2103 kvm_async_pf_wakeup_all(vcpu);
2104 return 0;
2105}
2106
12f9a48f
GC		 2107static void kvmclock_reset(struct kvm_vcpu *vcpu)
2108{
0b79459b 2109 vcpu->arch.pv_time_enabled = false;
12f9a48f
GC		 2110}
2111
c9aaa895
GC		 2112static void record_steal_time(struct kvm_vcpu *vcpu)
2113{
2114 if (!(vcpu->arch.st.msr_val & KVM_MSR_ENABLED))
2115 return;
2116
4e335d9e 2117 if (unlikely(kvm_read_guest_cached(vcpu->kvm, &vcpu->arch.st.stime,
c9aaa895
GC		 2118 &vcpu->arch.st.steal, sizeof(struct kvm_steal_time))))
2119 return;
2120
0b9f6c46
PX		 2121 vcpu->arch.st.steal.preempted = 0;
2122
35f3fae1
WL		 2123 if (vcpu->arch.st.steal.version & 1)
2124 vcpu->arch.st.steal.version += 1; /* first time write, random junk */
2125
2126 vcpu->arch.st.steal.version += 1;
2127
4e335d9e 2128 kvm_write_guest_cached(vcpu->kvm, &vcpu->arch.st.stime,
35f3fae1
WL		 2129 &vcpu->arch.st.steal, sizeof(struct kvm_steal_time));
2130
2131 smp_wmb();
2132
c54cdf14
LC		 2133 vcpu->arch.st.steal.steal += current->sched_info.run_delay -
2134 vcpu->arch.st.last_steal;
2135 vcpu->arch.st.last_steal = current->sched_info.run_delay;
35f3fae1 2136
4e335d9e 2137 kvm_write_guest_cached(vcpu->kvm, &vcpu->arch.st.stime,
35f3fae1
WL		 2138 &vcpu->arch.st.steal, sizeof(struct kvm_steal_time));
2139
2140 smp_wmb();
2141
2142 vcpu->arch.st.steal.version += 1;
c9aaa895 2143
4e335d9e 2144 kvm_write_guest_cached(vcpu->kvm, &vcpu->arch.st.stime,
c9aaa895
GC		 2145 &vcpu->arch.st.steal, sizeof(struct kvm_steal_time));
2146}
2147
8fe8ab46 2148int kvm_set_msr_common(struct kvm_vcpu *vcpu, struct msr_data *msr_info)
15c4a640 2149{
5753785f 2150 bool pr = false;
8fe8ab46
WA		 2151 u32 msr = msr_info->index;
2152 u64 data = msr_info->data;
5753785f 2153
15c4a640 2154 switch (msr) {
2e32b719
BP		 2155 case MSR_AMD64_NB_CFG:
2156 case MSR_IA32_UCODE_REV:
2157 case MSR_IA32_UCODE_WRITE:
2158 case MSR_VM_HSAVE_PA:
2159 case MSR_AMD64_PATCH_LOADER:
2160 case MSR_AMD64_BU_CFG2:
405a353a 2161 case MSR_AMD64_DC_CFG:
2e32b719
BP		 2162 break;
2163
15c4a640 2164 case MSR_EFER:
b69e8cae 2165 return set_efer(vcpu, data);
8f1589d9
AP		 2166 case MSR_K7_HWCR:
2167 data &= ~(u64)0x40; /* ignore flush filter disable */
82494028 2168 data &= ~(u64)0x100; /* ignore ignne emulation enable */
a223c313 2169 data &= ~(u64)0x8; /* ignore TLB cache disable */
22d48b2d 2170 data &= ~(u64)0x40000; /* ignore Mc status write enable */
8f1589d9 2171 if (data != 0) {
a737f256
CD		 2172 vcpu_unimpl(vcpu, "unimplemented HWCR wrmsr: 0x%llx\n",
2173 data);
8f1589d9
AP		 2174 return 1;
2175 }
15c4a640 2176 break;
f7c6d140
AP		 2177 case MSR_FAM10H_MMIO_CONF_BASE:
2178 if (data != 0) {
a737f256
CD		 2179 vcpu_unimpl(vcpu, "unimplemented MMIO_CONF_BASE wrmsr: "
2180 "0x%llx\n", data);
f7c6d140
AP		 2181 return 1;
2182 }
15c4a640 2183 break;
b5e2fec0
AG		 2184 case MSR_IA32_DEBUGCTLMSR:
2185 if (!data) {
2186 /* We support the non-activated case already */
2187 break;
2188 } else if (data & ~(DEBUGCTLMSR_LBR | DEBUGCTLMSR_BTF)) {
2189 /* Values other than LBR and BTF are vendor-specific,
2190 thus reserved and should throw a #GP */
2191 return 1;
2192 }
a737f256
CD		 2193 vcpu_unimpl(vcpu, "%s: MSR_IA32_DEBUGCTLMSR 0x%llx, nop\n",
2194 __func__, data);
b5e2fec0 2195 break;
9ba075a6 2196 case 0x200 ... 0x2ff:
ff53604b 2197 return kvm_mtrr_set_msr(vcpu, msr, data);
15c4a640 2198 case MSR_IA32_APICBASE:
58cb628d 2199 return kvm_set_apic_base(vcpu, msr_info);
0105d1a5
GN		 2200 case APIC_BASE_MSR ... APIC_BASE_MSR + 0x3ff:
2201 return kvm_x2apic_msr_write(vcpu, msr, data);
a3e06bbe
LJ		 2202 case MSR_IA32_TSCDEADLINE:
2203 kvm_set_lapic_tscdeadline_msr(vcpu, data);
2204 break;
ba904635 2205 case MSR_IA32_TSC_ADJUST:
d6321d49 2206 if (guest_cpuid_has(vcpu, X86_FEATURE_TSC_ADJUST)) {
ba904635 2207 if (!msr_info->host_initiated) {
d913b904 2208 s64 adj = data - vcpu->arch.ia32_tsc_adjust_msr;
d7add054 2209 adjust_tsc_offset_guest(vcpu, adj);
ba904635
WA		 2210 }
2211 vcpu->arch.ia32_tsc_adjust_msr = data;
2212 }
2213 break;
15c4a640 2214 case MSR_IA32_MISC_ENABLE:
ad312c7c 2215 vcpu->arch.ia32_misc_enable_msr = data;
15c4a640 2216 break;
64d60670
PB		 2217 case MSR_IA32_SMBASE:
2218 if (!msr_info->host_initiated)
2219 return 1;
2220 vcpu->arch.smbase = data;
2221 break;
11c6bffa 2222 case MSR_KVM_WALL_CLOCK_NEW:
18068523
GOC		 2223 case MSR_KVM_WALL_CLOCK:
2224 vcpu->kvm->arch.wall_clock = data;
2225 kvm_write_wall_clock(vcpu->kvm, data);
2226 break;
11c6bffa 2227 case MSR_KVM_SYSTEM_TIME_NEW:
18068523 2228 case MSR_KVM_SYSTEM_TIME: {
54750f2c
MT		 2229 struct kvm_arch *ka = &vcpu->kvm->arch;
2230
12f9a48f 2231 kvmclock_reset(vcpu);
18068523 2232
54750f2c
MT		 2233 if (vcpu->vcpu_id == 0 && !msr_info->host_initiated) {
2234 bool tmp = (msr == MSR_KVM_SYSTEM_TIME);
2235
2236 if (ka->boot_vcpu_runs_old_kvmclock != tmp)
1bd2009e 2237 kvm_make_request(KVM_REQ_MASTERCLOCK_UPDATE, vcpu);
54750f2c
MT		 2238
2239 ka->boot_vcpu_runs_old_kvmclock = tmp;
2240 }
2241
18068523 2242 vcpu->arch.time = data;
0061d53d 2243 kvm_make_request(KVM_REQ_GLOBAL_CLOCK_UPDATE, vcpu);
18068523
GOC		 2244
2245 /* we verify if the enable bit is set... */
2246 if (!(data & 1))
2247 break;
2248
4e335d9e 2249 if (kvm_gfn_to_hva_cache_init(vcpu->kvm,
8f964525
AH		 2250 &vcpu->arch.pv_time, data & ~1ULL,
2251 sizeof(struct pvclock_vcpu_time_info)))
0b79459b
AH		 2252 vcpu->arch.pv_time_enabled = false;
2253 else
2254 vcpu->arch.pv_time_enabled = true;
32cad84f 2255
18068523
GOC		 2256 break;
2257 }
344d9588
GN		 2258 case MSR_KVM_ASYNC_PF_EN:
2259 if (kvm_pv_enable_async_pf(vcpu, data))
2260 return 1;
2261 break;
c9aaa895
GC		 2262 case MSR_KVM_STEAL_TIME:
2263
2264 if (unlikely(!sched_info_on()))
2265 return 1;
2266
2267 if (data & KVM_STEAL_RESERVED_MASK)
2268 return 1;
2269
4e335d9e 2270 if (kvm_gfn_to_hva_cache_init(vcpu->kvm, &vcpu->arch.st.stime,
8f964525
AH		 2271 data & KVM_STEAL_VALID_BITS,
2272 sizeof(struct kvm_steal_time)))
c9aaa895
GC		 2273 return 1;
2274
2275 vcpu->arch.st.msr_val = data;
2276
2277 if (!(data & KVM_MSR_ENABLED))
2278 break;
2279
c9aaa895
GC		 2280 kvm_make_request(KVM_REQ_STEAL_UPDATE, vcpu);
2281
2282 break;
ae7a2a3f
MT		 2283 case MSR_KVM_PV_EOI_EN:
2284 if (kvm_lapic_enable_pv_eoi(vcpu, data))
2285 return 1;
2286 break;
c9aaa895 2287
890ca9ae
HY		 2288 case MSR_IA32_MCG_CTL:
2289 case MSR_IA32_MCG_STATUS:
81760dcc 2290 case MSR_IA32_MC0_CTL ... MSR_IA32_MCx_CTL(KVM_MAX_MCE_BANKS) - 1:
9ffd986c 2291 return set_msr_mce(vcpu, msr_info);
71db6023 2292
6912ac32
WH		 2293 case MSR_K7_PERFCTR0 ... MSR_K7_PERFCTR3:
2294 case MSR_P6_PERFCTR0 ... MSR_P6_PERFCTR1:
2295 pr = true; /* fall through */
2296 case MSR_K7_EVNTSEL0 ... MSR_K7_EVNTSEL3:
2297 case MSR_P6_EVNTSEL0 ... MSR_P6_EVNTSEL1:
c6702c9d 2298 if (kvm_pmu_is_valid_msr(vcpu, msr))
afd80d85 2299 return kvm_pmu_set_msr(vcpu, msr_info);
5753785f
GN		 2300
2301 if (pr || data != 0)
a737f256
CD		 2302 vcpu_unimpl(vcpu, "disabled perfctr wrmsr: "
2303 "0x%x data 0x%llx\n", msr, data);
5753785f 2304 break;
84e0cefa
JS		 2305 case MSR_K7_CLK_CTL:
2306 /*
2307 * Ignore all writes to this no longer documented MSR.
2308 * Writes are only relevant for old K7 processors,
2309 * all pre-dating SVM, but a recommended workaround from
4a969980 2310 * AMD for these chips. It is possible to specify the
84e0cefa
JS		 2311 * affected processor models on the command line, hence
2312 * the need to ignore the workaround.
2313 */
2314 break;
55cd8e5a 2315 case HV_X64_MSR_GUEST_OS_ID ... HV_X64_MSR_SINT15:
e7d9513b
AS		 2316 case HV_X64_MSR_CRASH_P0 ... HV_X64_MSR_CRASH_P4:
2317 case HV_X64_MSR_CRASH_CTL:
1f4b34f8 2318 case HV_X64_MSR_STIMER0_CONFIG ... HV_X64_MSR_STIMER3_COUNT:
e7d9513b
AS		 2319 return kvm_hv_set_msr_common(vcpu, msr, data,
2320 msr_info->host_initiated);
91c9c3ed 2321 case MSR_IA32_BBL_CR_CTL3:
2322 /* Drop writes to this legacy MSR -- see rdmsr
2323 * counterpart for further detail.
2324 */
796f4687 2325 vcpu_unimpl(vcpu, "ignored wrmsr: 0x%x data 0x%llx\n", msr, data);
91c9c3ed 2326 break;
2b036c6b 2327 case MSR_AMD64_OSVW_ID_LENGTH:
d6321d49 2328 if (!guest_cpuid_has(vcpu, X86_FEATURE_OSVW))
2b036c6b
BO		 2329 return 1;
2330 vcpu->arch.osvw.length = data;
2331 break;
2332 case MSR_AMD64_OSVW_STATUS:
d6321d49 2333 if (!guest_cpuid_has(vcpu, X86_FEATURE_OSVW))
2b036c6b
BO		 2334 return 1;
2335 vcpu->arch.osvw.status = data;
2336 break;
db2336a8
KH		 2337 case MSR_PLATFORM_INFO:
2338 if (!msr_info->host_initiated ||
2339 data & ~MSR_PLATFORM_INFO_CPUID_FAULT ||
2340 (!(data & MSR_PLATFORM_INFO_CPUID_FAULT) &&
2341 cpuid_fault_enabled(vcpu)))
2342 return 1;
2343 vcpu->arch.msr_platform_info = data;
2344 break;
2345 case MSR_MISC_FEATURES_ENABLES:
2346 if (data & ~MSR_MISC_FEATURES_ENABLES_CPUID_FAULT ||
2347 (data & MSR_MISC_FEATURES_ENABLES_CPUID_FAULT &&
2348 !supports_cpuid_fault(vcpu)))
2349 return 1;
2350 vcpu->arch.msr_misc_features_enables = data;
2351 break;
15c4a640 2352 default:
ffde22ac
ES		 2353 if (msr && (msr == vcpu->kvm->arch.xen_hvm_config.msr))
2354 return xen_hvm_config(vcpu, data);
c6702c9d 2355 if (kvm_pmu_is_valid_msr(vcpu, msr))
afd80d85 2356 return kvm_pmu_set_msr(vcpu, msr_info);
ed85c068 2357 if (!ignore_msrs) {
ae0f5499 2358 vcpu_debug_ratelimited(vcpu, "unhandled wrmsr: 0x%x data 0x%llx\n",
a737f256 2359 msr, data);
ed85c068
AP		 2360 return 1;
2361 } else {
796f4687 2362 vcpu_unimpl(vcpu, "ignored wrmsr: 0x%x data 0x%llx\n",
a737f256 2363 msr, data);
ed85c068
AP		 2364 break;
2365 }
15c4a640
CO		 2366 }
2367 return 0;
2368}
2369EXPORT_SYMBOL_GPL(kvm_set_msr_common);
2370
2371
2372/*
2373 * Reads an msr value (of 'msr_index') into 'pdata'.
2374 * Returns 0 on success, non-0 otherwise.
2375 * Assumes vcpu_load() was already called.
2376 */
609e36d3 2377int kvm_get_msr(struct kvm_vcpu *vcpu, struct msr_data *msr)
15c4a640 2378{
609e36d3 2379 return kvm_x86_ops->get_msr(vcpu, msr);
15c4a640 2380}
ff651cb6 2381EXPORT_SYMBOL_GPL(kvm_get_msr);
15c4a640 2382
890ca9ae 2383static int get_msr_mce(struct kvm_vcpu *vcpu, u32 msr, u64 *pdata)
15c4a640
CO		 2384{
2385 u64 data;
890ca9ae
HY		 2386 u64 mcg_cap = vcpu->arch.mcg_cap;
2387 unsigned bank_num = mcg_cap & 0xff;
15c4a640
CO		 2388
2389 switch (msr) {
15c4a640
CO		 2390 case MSR_IA32_P5_MC_ADDR:
2391 case MSR_IA32_P5_MC_TYPE:
890ca9ae
HY		 2392 data = 0;
2393 break;
15c4a640 2394 case MSR_IA32_MCG_CAP:
890ca9ae
HY		 2395 data = vcpu->arch.mcg_cap;
2396 break;
c7ac679c 2397 case MSR_IA32_MCG_CTL:
890ca9ae
HY		 2398 if (!(mcg_cap & MCG_CTL_P))
2399 return 1;
2400 data = vcpu->arch.mcg_ctl;
2401 break;
2402 case MSR_IA32_MCG_STATUS:
2403 data = vcpu->arch.mcg_status;
2404 break;
2405 default:
2406 if (msr >= MSR_IA32_MC0_CTL &&
81760dcc 2407 msr < MSR_IA32_MCx_CTL(bank_num)) {
890ca9ae
HY		 2408 u32 offset = msr - MSR_IA32_MC0_CTL;
2409 data = vcpu->arch.mce_banks[offset];
2410 break;
2411 }
2412 return 1;
2413 }
2414 *pdata = data;
2415 return 0;
2416}
2417
609e36d3 2418int kvm_get_msr_common(struct kvm_vcpu *vcpu, struct msr_data *msr_info)
890ca9ae 2419{
609e36d3 2420 switch (msr_info->index) {
890ca9ae 2421 case MSR_IA32_PLATFORM_ID:
15c4a640 2422 case MSR_IA32_EBL_CR_POWERON:
b5e2fec0
AG		 2423 case MSR_IA32_DEBUGCTLMSR:
2424 case MSR_IA32_LASTBRANCHFROMIP:
2425 case MSR_IA32_LASTBRANCHTOIP:
2426 case MSR_IA32_LASTINTFROMIP:
2427 case MSR_IA32_LASTINTTOIP:
60af2ecd 2428 case MSR_K8_SYSCFG:
3afb1121
PB		 2429 case MSR_K8_TSEG_ADDR:
2430 case MSR_K8_TSEG_MASK:
60af2ecd 2431 case MSR_K7_HWCR:
61a6bd67 2432 case MSR_VM_HSAVE_PA:
1fdbd48c 2433 case MSR_K8_INT_PENDING_MSG:
c323c0e5 2434 case MSR_AMD64_NB_CFG:
f7c6d140 2435 case MSR_FAM10H_MMIO_CONF_BASE:
2e32b719 2436 case MSR_AMD64_BU_CFG2:
0c2df2a1 2437 case MSR_IA32_PERF_CTL:
405a353a 2438 case MSR_AMD64_DC_CFG:
609e36d3 2439 msr_info->data = 0;
15c4a640 2440 break;
6912ac32
WH		 2441 case MSR_K7_EVNTSEL0 ... MSR_K7_EVNTSEL3:
2442 case MSR_K7_PERFCTR0 ... MSR_K7_PERFCTR3:
2443 case MSR_P6_PERFCTR0 ... MSR_P6_PERFCTR1:
2444 case MSR_P6_EVNTSEL0 ... MSR_P6_EVNTSEL1:
c6702c9d 2445 if (kvm_pmu_is_valid_msr(vcpu, msr_info->index))
609e36d3
PB		 2446 return kvm_pmu_get_msr(vcpu, msr_info->index, &msr_info->data);
2447 msr_info->data = 0;
5753785f 2448 break;
742bc670 2449 case MSR_IA32_UCODE_REV:
609e36d3 2450 msr_info->data = 0x100000000ULL;
742bc670 2451 break;
9ba075a6 2452 case MSR_MTRRcap:
9ba075a6 2453 case 0x200 ... 0x2ff:
ff53604b 2454 return kvm_mtrr_get_msr(vcpu, msr_info->index, &msr_info->data);
15c4a640 2455 case 0xcd: /* fsb frequency */
609e36d3 2456 msr_info->data = 3;
15c4a640 2457 break;
7b914098
JS		 2458 /*
2459 * MSR_EBC_FREQUENCY_ID
2460 * Conservative value valid for even the basic CPU models.
2461 * Models 0,1: 000 in bits 23:21 indicating a bus speed of
2462 * 100MHz, model 2 000 in bits 18:16 indicating 100MHz,
2463 * and 266MHz for model 3, or 4. Set Core Clock
2464 * Frequency to System Bus Frequency Ratio to 1 (bits
2465 * 31:24) even though these are only valid for CPU
2466 * models > 2, however guests may end up dividing or
2467 * multiplying by zero otherwise.
2468 */
2469 case MSR_EBC_FREQUENCY_ID:
609e36d3 2470 msr_info->data = 1 << 24;
7b914098 2471 break;
15c4a640 2472 case MSR_IA32_APICBASE:
609e36d3 2473 msr_info->data = kvm_get_apic_base(vcpu);
15c4a640 2474 break;
0105d1a5 2475 case APIC_BASE_MSR ... APIC_BASE_MSR + 0x3ff:
609e36d3 2476 return kvm_x2apic_msr_read(vcpu, msr_info->index, &msr_info->data);
0105d1a5 2477 break;
a3e06bbe 2478 case MSR_IA32_TSCDEADLINE:
609e36d3 2479 msr_info->data = kvm_get_lapic_tscdeadline_msr(vcpu);
a3e06bbe 2480 break;
ba904635 2481 case MSR_IA32_TSC_ADJUST:
609e36d3 2482 msr_info->data = (u64)vcpu->arch.ia32_tsc_adjust_msr;
ba904635 2483 break;
15c4a640 2484 case MSR_IA32_MISC_ENABLE:
609e36d3 2485 msr_info->data = vcpu->arch.ia32_misc_enable_msr;
15c4a640 2486 break;
64d60670
PB		 2487 case MSR_IA32_SMBASE:
2488 if (!msr_info->host_initiated)
2489 return 1;
2490 msr_info->data = vcpu->arch.smbase;
15c4a640 2491 break;
847f0ad8
AG		 2492 case MSR_IA32_PERF_STATUS:
2493 /* TSC increment by tick */
609e36d3 2494 msr_info->data = 1000ULL;
847f0ad8 2495 /* CPU multiplier */
b0996ae4 2496 msr_info->data |= (((uint64_t)4ULL) << 40);
847f0ad8 2497 break;
15c4a640 2498 case MSR_EFER:
609e36d3 2499 msr_info->data = vcpu->arch.efer;
15c4a640 2500 break;
18068523 2501 case MSR_KVM_WALL_CLOCK:
11c6bffa 2502 case MSR_KVM_WALL_CLOCK_NEW:
609e36d3 2503 msr_info->data = vcpu->kvm->arch.wall_clock;
18068523
GOC		 2504 break;
2505 case MSR_KVM_SYSTEM_TIME:
11c6bffa 2506 case MSR_KVM_SYSTEM_TIME_NEW:
609e36d3 2507 msr_info->data = vcpu->arch.time;
18068523 2508 break;
344d9588 2509 case MSR_KVM_ASYNC_PF_EN:
609e36d3 2510 msr_info->data = vcpu->arch.apf.msr_val;
344d9588 2511 break;
c9aaa895 2512 case MSR_KVM_STEAL_TIME:
609e36d3 2513 msr_info->data = vcpu->arch.st.msr_val;
c9aaa895 2514 break;
1d92128f 2515 case MSR_KVM_PV_EOI_EN:
609e36d3 2516 msr_info->data = vcpu->arch.pv_eoi.msr_val;
1d92128f 2517 break;
890ca9ae
HY		 2518 case MSR_IA32_P5_MC_ADDR:
2519 case MSR_IA32_P5_MC_TYPE:
2520 case MSR_IA32_MCG_CAP:
2521 case MSR_IA32_MCG_CTL:
2522 case MSR_IA32_MCG_STATUS:
81760dcc 2523 case MSR_IA32_MC0_CTL ... MSR_IA32_MCx_CTL(KVM_MAX_MCE_BANKS) - 1:
609e36d3 2524 return get_msr_mce(vcpu, msr_info->index, &msr_info->data);
84e0cefa
JS		 2525 case MSR_K7_CLK_CTL:
2526 /*
2527 * Provide expected ramp-up count for K7. All other
2528 * are set to zero, indicating minimum divisors for
2529 * every field.
2530 *
2531 * This prevents guest kernels on AMD host with CPU
2532 * type 6, model 8 and higher from exploding due to
2533 * the rdmsr failing.
2534 */
609e36d3 2535 msr_info->data = 0x20000000;
84e0cefa 2536 break;
55cd8e5a 2537 case HV_X64_MSR_GUEST_OS_ID ... HV_X64_MSR_SINT15:
e7d9513b
AS		 2538 case HV_X64_MSR_CRASH_P0 ... HV_X64_MSR_CRASH_P4:
2539 case HV_X64_MSR_CRASH_CTL:
1f4b34f8 2540 case HV_X64_MSR_STIMER0_CONFIG ... HV_X64_MSR_STIMER3_COUNT:
e83d5887
AS		 2541 return kvm_hv_get_msr_common(vcpu,
2542 msr_info->index, &msr_info->data);
55cd8e5a 2543 break;
91c9c3ed 2544 case MSR_IA32_BBL_CR_CTL3:
2545 /* This legacy MSR exists but isn't fully documented in current
2546 * silicon. It is however accessed by winxp in very narrow
2547 * scenarios where it sets bit #19, itself documented as
2548 * a "reserved" bit. Best effort attempt to source coherent
2549 * read data here should the balance of the register be
2550 * interpreted by the guest:
2551 *
2552 * L2 cache control register 3: 64GB range, 256KB size,
2553 * enabled, latency 0x1, configured
2554 */
609e36d3 2555 msr_info->data = 0xbe702111;
91c9c3ed 2556 break;
2b036c6b 2557 case MSR_AMD64_OSVW_ID_LENGTH:
d6321d49 2558 if (!guest_cpuid_has(vcpu, X86_FEATURE_OSVW))
2b036c6b 2559 return 1;
609e36d3 2560 msr_info->data = vcpu->arch.osvw.length;
2b036c6b
BO		 2561 break;
2562 case MSR_AMD64_OSVW_STATUS:
d6321d49 2563 if (!guest_cpuid_has(vcpu, X86_FEATURE_OSVW))
2b036c6b 2564 return 1;
609e36d3 2565 msr_info->data = vcpu->arch.osvw.status;
2b036c6b 2566 break;
db2336a8
KH		 2567 case MSR_PLATFORM_INFO:
2568 msr_info->data = vcpu->arch.msr_platform_info;
2569 break;
2570 case MSR_MISC_FEATURES_ENABLES:
2571 msr_info->data = vcpu->arch.msr_misc_features_enables;
2572 break;
15c4a640 2573 default:
c6702c9d 2574 if (kvm_pmu_is_valid_msr(vcpu, msr_info->index))
609e36d3 2575 return kvm_pmu_get_msr(vcpu, msr_info->index, &msr_info->data);
ed85c068 2576 if (!ignore_msrs) {
ae0f5499
BD		 2577 vcpu_debug_ratelimited(vcpu, "unhandled rdmsr: 0x%x\n",
2578 msr_info->index);
ed85c068
AP		 2579 return 1;
2580 } else {
609e36d3
PB		 2581 vcpu_unimpl(vcpu, "ignored rdmsr: 0x%x\n", msr_info->index);
2582 msr_info->data = 0;
ed85c068
AP		 2583 }
2584 break;
15c4a640 2585 }
15c4a640
CO		 2586 return 0;
2587}
2588EXPORT_SYMBOL_GPL(kvm_get_msr_common);
2589
313a3dc7
CO		 2590/*
2591 * Read or write a bunch of msrs. All parameters are kernel addresses.
2592 *
2593 * @return number of msrs set successfully.
2594 */
2595static int __msr_io(struct kvm_vcpu *vcpu, struct kvm_msrs *msrs,
2596 struct kvm_msr_entry *entries,
2597 int (*do_msr)(struct kvm_vcpu *vcpu,
2598 unsigned index, u64 *data))
2599{
f656ce01 2600 int i, idx;
313a3dc7 2601
f656ce01 2602 idx = srcu_read_lock(&vcpu->kvm->srcu);
313a3dc7
CO		 2603 for (i = 0; i < msrs->nmsrs; ++i)
2604 if (do_msr(vcpu, entries[i].index, &entries[i].data))
2605 break;
f656ce01 2606 srcu_read_unlock(&vcpu->kvm->srcu, idx);
313a3dc7 2607
313a3dc7
CO		 2608 return i;
2609}
2610
2611/*
2612 * Read or write a bunch of msrs. Parameters are user addresses.
2613 *
2614 * @return number of msrs set successfully.
2615 */
2616static int msr_io(struct kvm_vcpu *vcpu, struct kvm_msrs __user *user_msrs,
2617 int (*do_msr)(struct kvm_vcpu *vcpu,
2618 unsigned index, u64 *data),
2619 int writeback)
2620{
2621 struct kvm_msrs msrs;
2622 struct kvm_msr_entry *entries;
2623 int r, n;
2624 unsigned size;
2625
2626 r = -EFAULT;
2627 if (copy_from_user(&msrs, user_msrs, sizeof msrs))
2628 goto out;
2629
2630 r = -E2BIG;
2631 if (msrs.nmsrs >= MAX_IO_MSRS)
2632 goto out;
2633
313a3dc7 2634 size = sizeof(struct kvm_msr_entry) * msrs.nmsrs;
ff5c2c03
SL		 2635 entries = memdup_user(user_msrs->entries, size);
2636 if (IS_ERR(entries)) {
2637 r = PTR_ERR(entries);
313a3dc7 2638 goto out;
ff5c2c03 2639 }
313a3dc7
CO		 2640
2641 r = n = __msr_io(vcpu, &msrs, entries, do_msr);
2642 if (r < 0)
2643 goto out_free;
2644
2645 r = -EFAULT;
2646 if (writeback && copy_to_user(user_msrs->entries, entries, size))
2647 goto out_free;
2648
2649 r = n;
2650
2651out_free:
7a73c028 2652 kfree(entries);
313a3dc7
CO		 2653out:
2654 return r;
2655}
2656
784aa3d7 2657int kvm_vm_ioctl_check_extension(struct kvm *kvm, long ext)
018d00d2
ZX		 2658{
2659 int r;
2660
2661 switch (ext) {
2662 case KVM_CAP_IRQCHIP:
2663 case KVM_CAP_HLT:
2664 case KVM_CAP_MMU_SHADOW_CACHE_CONTROL:
018d00d2 2665 case KVM_CAP_SET_TSS_ADDR:
07716717 2666 case KVM_CAP_EXT_CPUID:
9c15bb1d 2667 case KVM_CAP_EXT_EMUL_CPUID:
c8076604 2668 case KVM_CAP_CLOCKSOURCE:
7837699f 2669 case KVM_CAP_PIT:
a28e4f5a 2670 case KVM_CAP_NOP_IO_DELAY:
62d9f0db 2671 case KVM_CAP_MP_STATE:
ed848624 2672 case KVM_CAP_SYNC_MMU:
a355c85c 2673 case KVM_CAP_USER_NMI:
52d939a0 2674 case KVM_CAP_REINJECT_CONTROL:
4925663a 2675 case KVM_CAP_IRQ_INJECT_STATUS:
d34e6b17 2676 case KVM_CAP_IOEVENTFD:
f848a5a8 2677 case KVM_CAP_IOEVENTFD_NO_LENGTH:
c5ff41ce 2678 case KVM_CAP_PIT2:
e9f42757 2679 case KVM_CAP_PIT_STATE2:
b927a3ce 2680 case KVM_CAP_SET_IDENTITY_MAP_ADDR:
ffde22ac 2681 case KVM_CAP_XEN_HVM:
3cfc3092 2682 case KVM_CAP_VCPU_EVENTS:
55cd8e5a 2683 case KVM_CAP_HYPERV:
10388a07 2684 case KVM_CAP_HYPERV_VAPIC:
c25bc163 2685 case KVM_CAP_HYPERV_SPIN:
5c919412 2686 case KVM_CAP_HYPERV_SYNIC:
efc479e6 2687 case KVM_CAP_HYPERV_SYNIC2:
d3457c87 2688 case KVM_CAP_HYPERV_VP_INDEX:
ab9f4ecb 2689 case KVM_CAP_PCI_SEGMENT:
a1efbe77 2690 case KVM_CAP_DEBUGREGS:
d2be1651 2691 case KVM_CAP_X86_ROBUST_SINGLESTEP:
2d5b5a66 2692 case KVM_CAP_XSAVE:
344d9588 2693 case KVM_CAP_ASYNC_PF:
92a1f12d 2694 case KVM_CAP_GET_TSC_KHZ:
1c0b28c2 2695 case KVM_CAP_KVMCLOCK_CTRL:
4d8b81ab 2696 case KVM_CAP_READONLY_MEM:
5f66b620 2697 case KVM_CAP_HYPERV_TIME:
100943c5 2698 case KVM_CAP_IOAPIC_POLARITY_IGNORED:
defcf51f 2699 case KVM_CAP_TSC_DEADLINE_TIMER:
90de4a18
NA		 2700 case KVM_CAP_ENABLE_CAP_VM:
2701 case KVM_CAP_DISABLE_QUIRKS:
d71ba788 2702 case KVM_CAP_SET_BOOT_CPU_ID:
49df6397 2703 case KVM_CAP_SPLIT_IRQCHIP:
460df4c1 2704 case KVM_CAP_IMMEDIATE_EXIT:
018d00d2
ZX		 2705 r = 1;
2706 break;
e3fd9a93
PB		 2707 case KVM_CAP_ADJUST_CLOCK:
2708 r = KVM_CLOCK_TSC_STABLE;
2709 break;
668fffa3
MT		 2710 case KVM_CAP_X86_GUEST_MWAIT:
2711 r = kvm_mwait_in_guest();
2712 break;
6d396b55
PB		 2713 case KVM_CAP_X86_SMM:
2714 /* SMBASE is usually relocated above 1M on modern chipsets,
2715 * and SMM handlers might indeed rely on 4G segment limits,
2716 * so do not report SMM to be available if real mode is
2717 * emulated via vm86 mode. Still, do not go to great lengths
2718 * to avoid userspace's usage of the feature, because it is a
2719 * fringe case that is not enabled except via specific settings
2720 * of the module parameters.
2721 */
2722 r = kvm_x86_ops->cpu_has_high_real_mode_segbase();
2723 break;
774ead3a
AK		 2724 case KVM_CAP_VAPIC:
2725 r = !kvm_x86_ops->cpu_has_accelerated_tpr();
2726 break;
f725230a 2727 case KVM_CAP_NR_VCPUS:
8c3ba334
SL		 2728 r = KVM_SOFT_MAX_VCPUS;
2729 break;
2730 case KVM_CAP_MAX_VCPUS:
f725230a
AK		 2731 r = KVM_MAX_VCPUS;
2732 break;
a988b910 2733 case KVM_CAP_NR_MEMSLOTS:
bbacc0c1 2734 r = KVM_USER_MEM_SLOTS;
a988b910 2735 break;
a68a6a72
MT		 2736 case KVM_CAP_PV_MMU: /* obsolete */
2737 r = 0;
2f333bcb 2738 break;
890ca9ae
HY		 2739 case KVM_CAP_MCE:
2740 r = KVM_MAX_MCE_BANKS;
2741 break;
2d5b5a66 2742 case KVM_CAP_XCRS:
d366bf7e 2743 r = boot_cpu_has(X86_FEATURE_XSAVE);
2d5b5a66 2744 break;
92a1f12d
JR		 2745 case KVM_CAP_TSC_CONTROL:
2746 r = kvm_has_tsc_control;
2747 break;
37131313
RK		 2748 case KVM_CAP_X2APIC_API:
2749 r = KVM_X2APIC_API_VALID_FLAGS;
2750 break;
018d00d2
ZX		 2751 default:
2752 r = 0;
2753 break;
2754 }
2755 return r;
2756
2757}
2758
043405e1
CO		 2759long kvm_arch_dev_ioctl(struct file *filp,
2760 unsigned int ioctl, unsigned long arg)
2761{
2762 void __user *argp = (void __user *)arg;
2763 long r;
2764
2765 switch (ioctl) {
2766 case KVM_GET_MSR_INDEX_LIST: {
2767 struct kvm_msr_list __user *user_msr_list = argp;
2768 struct kvm_msr_list msr_list;
2769 unsigned n;
2770
2771 r = -EFAULT;
2772 if (copy_from_user(&msr_list, user_msr_list, sizeof msr_list))
2773 goto out;
2774 n = msr_list.nmsrs;
62ef68bb 2775 msr_list.nmsrs = num_msrs_to_save + num_emulated_msrs;
043405e1
CO		 2776 if (copy_to_user(user_msr_list, &msr_list, sizeof msr_list))
2777 goto out;
2778 r = -E2BIG;
e125e7b6 2779 if (n < msr_list.nmsrs)
043405e1
CO		 2780 goto out;
2781 r = -EFAULT;
2782 if (copy_to_user(user_msr_list->indices, &msrs_to_save,
2783 num_msrs_to_save * sizeof(u32)))
2784 goto out;
e125e7b6 2785 if (copy_to_user(user_msr_list->indices + num_msrs_to_save,
043405e1 2786 &emulated_msrs,
62ef68bb 2787 num_emulated_msrs * sizeof(u32)))
043405e1
CO		 2788 goto out;
2789 r = 0;
2790 break;
2791 }
9c15bb1d
BP		 2792 case KVM_GET_SUPPORTED_CPUID:
2793 case KVM_GET_EMULATED_CPUID: {
674eea0f
AK		 2794 struct kvm_cpuid2 __user *cpuid_arg = argp;
2795 struct kvm_cpuid2 cpuid;
2796
2797 r = -EFAULT;
2798 if (copy_from_user(&cpuid, cpuid_arg, sizeof cpuid))
2799 goto out;
9c15bb1d
BP		 2800
2801 r = kvm_dev_ioctl_get_cpuid(&cpuid, cpuid_arg->entries,
2802 ioctl);
674eea0f
AK		 2803 if (r)
2804 goto out;
2805
2806 r = -EFAULT;
2807 if (copy_to_user(cpuid_arg, &cpuid, sizeof cpuid))
2808 goto out;
2809 r = 0;
2810 break;
2811 }
890ca9ae 2812 case KVM_X86_GET_MCE_CAP_SUPPORTED: {
890ca9ae 2813 r = -EFAULT;
c45dcc71
AR		 2814 if (copy_to_user(argp, &kvm_mce_cap_supported,
2815 sizeof(kvm_mce_cap_supported)))
890ca9ae
HY		 2816 goto out;
2817 r = 0;
2818 break;
2819 }
043405e1
CO		 2820 default:
2821 r = -EINVAL;
2822 }
2823out:
2824 return r;
2825}
2826
f5f48ee1
SY		 2827static void wbinvd_ipi(void *garbage)
2828{
2829 wbinvd();
2830}
2831
2832static bool need_emulate_wbinvd(struct kvm_vcpu *vcpu)
2833{
e0f0bbc5 2834 return kvm_arch_has_noncoherent_dma(vcpu->kvm);
f5f48ee1
SY		 2835}
2836
313a3dc7
CO		 2837void kvm_arch_vcpu_load(struct kvm_vcpu *vcpu, int cpu)
2838{
f5f48ee1
SY		 2839 /* Address WBINVD may be executed by guest */
2840 if (need_emulate_wbinvd(vcpu)) {
2841 if (kvm_x86_ops->has_wbinvd_exit())
2842 cpumask_set_cpu(cpu, vcpu->arch.wbinvd_dirty_mask);
2843 else if (vcpu->cpu != -1 && vcpu->cpu != cpu)
2844 smp_call_function_single(vcpu->cpu,
2845 wbinvd_ipi, NULL, 1);
2846 }
2847
313a3dc7 2848 kvm_x86_ops->vcpu_load(vcpu, cpu);
8f6055cb 2849
0dd6a6ed
ZA		 2850 /* Apply any externally detected TSC adjustments (due to suspend) */
2851 if (unlikely(vcpu->arch.tsc_offset_adjustment)) {
2852 adjust_tsc_offset_host(vcpu, vcpu->arch.tsc_offset_adjustment);
2853 vcpu->arch.tsc_offset_adjustment = 0;
105b21bb 2854 kvm_make_request(KVM_REQ_CLOCK_UPDATE, vcpu);
0dd6a6ed 2855 }
8f6055cb 2856
48434c20 2857 if (unlikely(vcpu->cpu != cpu) || check_tsc_unstable()) {
6f526ec5 2858 s64 tsc_delta = !vcpu->arch.last_host_tsc ? 0 :
4ea1636b 2859 rdtsc() - vcpu->arch.last_host_tsc;
e48672fa
ZA		 2860 if (tsc_delta < 0)
2861 mark_tsc_unstable("KVM discovered backwards TSC");
ce7a058a 2862
c285545f 2863 if (check_tsc_unstable()) {
07c1419a 2864 u64 offset = kvm_compute_tsc_offset(vcpu,
b183aa58 2865 vcpu->arch.last_guest_tsc);
a545ab6a 2866 kvm_vcpu_write_tsc_offset(vcpu, offset);
c285545f 2867 vcpu->arch.tsc_catchup = 1;
c285545f 2868 }
a749e247
PB		 2869
2870 if (kvm_lapic_hv_timer_in_use(vcpu))
2871 kvm_lapic_restart_hv_timer(vcpu);
2872
d98d07ca
MT		 2873 /*
2874 * On a host with synchronized TSC, there is no need to update
2875 * kvmclock on vcpu->cpu migration
2876 */
2877 if (!vcpu->kvm->arch.use_master_clock || vcpu->cpu == -1)
0061d53d 2878 kvm_make_request(KVM_REQ_GLOBAL_CLOCK_UPDATE, vcpu);
c285545f 2879 if (vcpu->cpu != cpu)
1bd2009e 2880 kvm_make_request(KVM_REQ_MIGRATE_TIMER, vcpu);
e48672fa 2881 vcpu->cpu = cpu;
6b7d7e76 2882 }
c9aaa895 2883
c9aaa895 2884 kvm_make_request(KVM_REQ_STEAL_UPDATE, vcpu);
313a3dc7
CO		 2885}
2886
0b9f6c46
PX		 2887static void kvm_steal_time_set_preempted(struct kvm_vcpu *vcpu)
2888{
2889 if (!(vcpu->arch.st.msr_val & KVM_MSR_ENABLED))
2890 return;
2891
2892 vcpu->arch.st.steal.preempted = 1;
2893
4e335d9e 2894 kvm_write_guest_offset_cached(vcpu->kvm, &vcpu->arch.st.stime,
0b9f6c46
PX		 2895 &vcpu->arch.st.steal.preempted,
2896 offsetof(struct kvm_steal_time, preempted),
2897 sizeof(vcpu->arch.st.steal.preempted));
2898}
2899
313a3dc7
CO		 2900void kvm_arch_vcpu_put(struct kvm_vcpu *vcpu)
2901{
cc0d907c 2902 int idx;
de63ad4c
LM		 2903
2904 if (vcpu->preempted)
2905 vcpu->arch.preempted_in_kernel = !kvm_x86_ops->get_cpl(vcpu);
2906
931f261b
AA		 2907 /*
2908 * Disable page faults because we're in atomic context here.
2909 * kvm_write_guest_offset_cached() would call might_fault()
2910 * that relies on pagefault_disable() to tell if there's a
2911 * bug. NOTE: the write to guest memory may not go through if
2912 * during postcopy live migration or if there's heavy guest
2913 * paging.
2914 */
2915 pagefault_disable();
cc0d907c
AA		 2916 /*
2917 * kvm_memslots() will be called by
2918 * kvm_write_guest_offset_cached() so take the srcu lock.
2919 */
2920 idx = srcu_read_lock(&vcpu->kvm->srcu);
0b9f6c46 2921 kvm_steal_time_set_preempted(vcpu);
cc0d907c 2922 srcu_read_unlock(&vcpu->kvm->srcu, idx);
931f261b 2923 pagefault_enable();
02daab21 2924 kvm_x86_ops->vcpu_put(vcpu);
1c11e713 2925 kvm_put_guest_fpu(vcpu);
4ea1636b 2926 vcpu->arch.last_host_tsc = rdtsc();
313a3dc7
CO		 2927}
2928
313a3dc7
CO		 2929static int kvm_vcpu_ioctl_get_lapic(struct kvm_vcpu *vcpu,
2930 struct kvm_lapic_state *s)
2931{
76dfafd5 2932 if (kvm_x86_ops->sync_pir_to_irr && vcpu->arch.apicv_active)
d62caabb
AS		 2933 kvm_x86_ops->sync_pir_to_irr(vcpu);
2934
a92e2543 2935 return kvm_apic_get_state(vcpu, s);
313a3dc7
CO		 2936}
2937
2938static int kvm_vcpu_ioctl_set_lapic(struct kvm_vcpu *vcpu,
2939 struct kvm_lapic_state *s)
2940{
a92e2543
RK		 2941 int r;
2942
2943 r = kvm_apic_set_state(vcpu, s);
2944 if (r)
2945 return r;
cb142eb7 2946 update_cr8_intercept(vcpu);
313a3dc7
CO		 2947
2948 return 0;
2949}
2950
127a457a
MG		 2951static int kvm_cpu_accept_dm_intr(struct kvm_vcpu *vcpu)
2952{
2953 return (!lapic_in_kernel(vcpu) ||
2954 kvm_apic_accept_pic_intr(vcpu));
2955}
2956
782d422b
MG		 2957/*
2958 * if userspace requested an interrupt window, check that the
2959 * interrupt window is open.
2960 *
2961 * No need to exit to userspace if we already have an interrupt queued.
2962 */
2963static int kvm_vcpu_ready_for_interrupt_injection(struct kvm_vcpu *vcpu)
2964{
2965 return kvm_arch_interrupt_allowed(vcpu) &&
2966 !kvm_cpu_has_interrupt(vcpu) &&
2967 !kvm_event_needs_reinjection(vcpu) &&
2968 kvm_cpu_accept_dm_intr(vcpu);
2969}
2970
f77bc6a4
ZX		 2971static int kvm_vcpu_ioctl_interrupt(struct kvm_vcpu *vcpu,
2972 struct kvm_interrupt *irq)
2973{
02cdb50f 2974 if (irq->irq >= KVM_NR_INTERRUPTS)
f77bc6a4 2975 return -EINVAL;
1c1a9ce9
SR		 2976
2977 if (!irqchip_in_kernel(vcpu->kvm)) {
2978 kvm_queue_interrupt(vcpu, irq->irq, false);
2979 kvm_make_request(KVM_REQ_EVENT, vcpu);
2980 return 0;
2981 }
2982
2983 /*
2984 * With in-kernel LAPIC, we only use this to inject EXTINT, so
2985 * fail for in-kernel 8259.
2986 */
2987 if (pic_in_kernel(vcpu->kvm))
f77bc6a4 2988 return -ENXIO;
f77bc6a4 2989
1c1a9ce9
SR		 2990 if (vcpu->arch.pending_external_vector != -1)
2991 return -EEXIST;
f77bc6a4 2992
1c1a9ce9 2993 vcpu->arch.pending_external_vector = irq->irq;
934bf653 2994 kvm_make_request(KVM_REQ_EVENT, vcpu);
f77bc6a4
ZX		 2995 return 0;
2996}
2997
c4abb7c9
JK		 2998static int kvm_vcpu_ioctl_nmi(struct kvm_vcpu *vcpu)
2999{
c4abb7c9 3000 kvm_inject_nmi(vcpu);
c4abb7c9
JK		 3001
3002 return 0;
3003}
3004
f077825a
PB		 3005static int kvm_vcpu_ioctl_smi(struct kvm_vcpu *vcpu)
3006{
64d60670
PB		 3007 kvm_make_request(KVM_REQ_SMI, vcpu);
3008
f077825a
PB		 3009 return 0;
3010}
3011
b209749f
AK		 3012static int vcpu_ioctl_tpr_access_reporting(struct kvm_vcpu *vcpu,
3013 struct kvm_tpr_access_ctl *tac)
3014{
3015 if (tac->flags)
3016 return -EINVAL;
3017 vcpu->arch.tpr_access_reporting = !!tac->enabled;
3018 return 0;
3019}
3020
890ca9ae
HY		 3021static int kvm_vcpu_ioctl_x86_setup_mce(struct kvm_vcpu *vcpu,
3022 u64 mcg_cap)
3023{
3024 int r;
3025 unsigned bank_num = mcg_cap & 0xff, bank;
3026
3027 r = -EINVAL;
a9e38c3e 3028 if (!bank_num || bank_num >= KVM_MAX_MCE_BANKS)
890ca9ae 3029 goto out;
c45dcc71 3030 if (mcg_cap & ~(kvm_mce_cap_supported | 0xff | 0xff0000))
890ca9ae
HY		 3031 goto out;
3032 r = 0;
3033 vcpu->arch.mcg_cap = mcg_cap;
3034 /* Init IA32_MCG_CTL to all 1s */
3035 if (mcg_cap & MCG_CTL_P)
3036 vcpu->arch.mcg_ctl = ~(u64)0;
3037 /* Init IA32_MCi_CTL to all 1s */
3038 for (bank = 0; bank < bank_num; bank++)
3039 vcpu->arch.mce_banks[bank*4] = ~(u64)0;
c45dcc71
AR		 3040
3041 if (kvm_x86_ops->setup_mce)
3042 kvm_x86_ops->setup_mce(vcpu);
890ca9ae
HY		 3043out:
3044 return r;
3045}
3046
3047static int kvm_vcpu_ioctl_x86_set_mce(struct kvm_vcpu *vcpu,
3048 struct kvm_x86_mce *mce)
3049{
3050 u64 mcg_cap = vcpu->arch.mcg_cap;
3051 unsigned bank_num = mcg_cap & 0xff;
3052 u64 *banks = vcpu->arch.mce_banks;
3053
3054 if (mce->bank >= bank_num || !(mce->status & MCI_STATUS_VAL))
3055 return -EINVAL;
3056 /*
3057 * if IA32_MCG_CTL is not all 1s, the uncorrected error
3058 * reporting is disabled
3059 */
3060 if ((mce->status & MCI_STATUS_UC) && (mcg_cap & MCG_CTL_P) &&
3061 vcpu->arch.mcg_ctl != ~(u64)0)
3062 return 0;
3063 banks += 4 * mce->bank;
3064 /*
3065 * if IA32_MCi_CTL is not all 1s, the uncorrected error
3066 * reporting is disabled for the bank
3067 */
3068 if ((mce->status & MCI_STATUS_UC) && banks[0] != ~(u64)0)
3069 return 0;
3070 if (mce->status & MCI_STATUS_UC) {
3071 if ((vcpu->arch.mcg_status & MCG_STATUS_MCIP) ||
fc78f519 3072 !kvm_read_cr4_bits(vcpu, X86_CR4_MCE)) {
a8eeb04a 3073 kvm_make_request(KVM_REQ_TRIPLE_FAULT, vcpu);
890ca9ae
HY		 3074 return 0;
3075 }
3076 if (banks[1] & MCI_STATUS_VAL)
3077 mce->status |= MCI_STATUS_OVER;
3078 banks[2] = mce->addr;
3079 banks[3] = mce->misc;
3080 vcpu->arch.mcg_status = mce->mcg_status;
3081 banks[1] = mce->status;
3082 kvm_queue_exception(vcpu, MC_VECTOR);
3083 } else if (!(banks[1] & MCI_STATUS_VAL)
3084 || !(banks[1] & MCI_STATUS_UC)) {
3085 if (banks[1] & MCI_STATUS_VAL)
3086 mce->status |= MCI_STATUS_OVER;
3087 banks[2] = mce->addr;
3088 banks[3] = mce->misc;
3089 banks[1] = mce->status;
3090 } else
3091 banks[1] |= MCI_STATUS_OVER;
3092 return 0;
3093}
3094
3cfc3092
JK		 3095static void kvm_vcpu_ioctl_x86_get_vcpu_events(struct kvm_vcpu *vcpu,
3096 struct kvm_vcpu_events *events)
3097{
7460fb4a 3098 process_nmi(vcpu);
664f8e26
WL		 3099 /*
3100 * FIXME: pass injected and pending separately. This is only
3101 * needed for nested virtualization, whose state cannot be
3102 * migrated yet. For now we can combine them.
3103 */
03b82a30 3104 events->exception.injected =
664f8e26
WL		 3105 (vcpu->arch.exception.pending ||
3106 vcpu->arch.exception.injected) &&
03b82a30 3107 !kvm_exception_is_soft(vcpu->arch.exception.nr);
3cfc3092
JK		 3108 events->exception.nr = vcpu->arch.exception.nr;
3109 events->exception.has_error_code = vcpu->arch.exception.has_error_code;
97e69aa6 3110 events->exception.pad = 0;
3cfc3092
JK		 3111 events->exception.error_code = vcpu->arch.exception.error_code;
3112
03b82a30
JK		 3113 events->interrupt.injected =
3114 vcpu->arch.interrupt.pending && !vcpu->arch.interrupt.soft;
3cfc3092 3115 events->interrupt.nr = vcpu->arch.interrupt.nr;
03b82a30 3116 events->interrupt.soft = 0;
37ccdcbe 3117 events->interrupt.shadow = kvm_x86_ops->get_interrupt_shadow(vcpu);
3cfc3092
JK		 3118
3119 events->nmi.injected = vcpu->arch.nmi_injected;
7460fb4a 3120 events->nmi.pending = vcpu->arch.nmi_pending != 0;
3cfc3092 3121 events->nmi.masked = kvm_x86_ops->get_nmi_mask(vcpu);
97e69aa6 3122 events->nmi.pad = 0;
3cfc3092 3123
66450a21 3124 events->sipi_vector = 0; /* never valid when reporting to user space */
3cfc3092 3125
f077825a
PB		 3126 events->smi.smm = is_smm(vcpu);
3127 events->smi.pending = vcpu->arch.smi_pending;
3128 events->smi.smm_inside_nmi =
3129 !!(vcpu->arch.hflags & HF_SMM_INSIDE_NMI_MASK);
3130 events->smi.latched_init = kvm_lapic_latched_init(vcpu);
3131
dab4b911 3132 events->flags = (KVM_VCPUEVENT_VALID_NMI_PENDING
f077825a
PB		 3133 | KVM_VCPUEVENT_VALID_SHADOW
3134 | KVM_VCPUEVENT_VALID_SMM);
97e69aa6 3135 memset(&events->reserved, 0, sizeof(events->reserved));
3cfc3092
JK		 3136}
3137
6ef4e07e
XG		 3138static void kvm_set_hflags(struct kvm_vcpu *vcpu, unsigned emul_flags);
3139
3cfc3092
JK		 3140static int kvm_vcpu_ioctl_x86_set_vcpu_events(struct kvm_vcpu *vcpu,
3141 struct kvm_vcpu_events *events)
3142{
dab4b911 3143 if (events->flags & ~(KVM_VCPUEVENT_VALID_NMI_PENDING
48005f64 3144 | KVM_VCPUEVENT_VALID_SIPI_VECTOR
f077825a
PB		 3145 | KVM_VCPUEVENT_VALID_SHADOW
3146 | KVM_VCPUEVENT_VALID_SMM))
3cfc3092
JK		 3147 return -EINVAL;
3148
78e546c8 3149 if (events->exception.injected &&
28d06353
JM		 3150 (events->exception.nr > 31 || events->exception.nr == NMI_VECTOR ||
3151 is_guest_mode(vcpu)))
78e546c8
PB		 3152 return -EINVAL;
3153
28bf2888
DH		 3154 /* INITs are latched while in SMM */
3155 if (events->flags & KVM_VCPUEVENT_VALID_SMM &&
3156 (events->smi.smm || events->smi.pending) &&
3157 vcpu->arch.mp_state == KVM_MP_STATE_INIT_RECEIVED)
3158 return -EINVAL;
3159
7460fb4a 3160 process_nmi(vcpu);
664f8e26 3161 vcpu->arch.exception.injected = false;
3cfc3092
JK		 3162 vcpu->arch.exception.pending = events->exception.injected;
3163 vcpu->arch.exception.nr = events->exception.nr;
3164 vcpu->arch.exception.has_error_code = events->exception.has_error_code;
3165 vcpu->arch.exception.error_code = events->exception.error_code;
3166
3167 vcpu->arch.interrupt.pending = events->interrupt.injected;
3168 vcpu->arch.interrupt.nr = events->interrupt.nr;
3169 vcpu->arch.interrupt.soft = events->interrupt.soft;
48005f64
JK		 3170 if (events->flags & KVM_VCPUEVENT_VALID_SHADOW)
3171 kvm_x86_ops->set_interrupt_shadow(vcpu,
3172 events->interrupt.shadow);
3cfc3092
JK		 3173
3174 vcpu->arch.nmi_injected = events->nmi.injected;
dab4b911
JK		 3175 if (events->flags & KVM_VCPUEVENT_VALID_NMI_PENDING)
3176 vcpu->arch.nmi_pending = events->nmi.pending;
3cfc3092
JK		 3177 kvm_x86_ops->set_nmi_mask(vcpu, events->nmi.masked);
3178
66450a21 3179 if (events->flags & KVM_VCPUEVENT_VALID_SIPI_VECTOR &&
bce87cce 3180 lapic_in_kernel(vcpu))
66450a21 3181 vcpu->arch.apic->sipi_vector = events->sipi_vector;
3cfc3092 3182
f077825a 3183 if (events->flags & KVM_VCPUEVENT_VALID_SMM) {
6ef4e07e 3184 u32 hflags = vcpu->arch.hflags;
f077825a 3185 if (events->smi.smm)
6ef4e07e 3186 hflags |= HF_SMM_MASK;
f077825a 3187 else
6ef4e07e
XG		 3188 hflags &= ~HF_SMM_MASK;
3189 kvm_set_hflags(vcpu, hflags);
3190
f077825a 3191 vcpu->arch.smi_pending = events->smi.pending;
f4ef1910
WL		 3192
3193 if (events->smi.smm) {
3194 if (events->smi.smm_inside_nmi)
3195 vcpu->arch.hflags |= HF_SMM_INSIDE_NMI_MASK;
f077825a 3196 else
f4ef1910
WL		 3197 vcpu->arch.hflags &= ~HF_SMM_INSIDE_NMI_MASK;
3198 if (lapic_in_kernel(vcpu)) {
3199 if (events->smi.latched_init)
3200 set_bit(KVM_APIC_INIT, &vcpu->arch.apic->pending_events);
3201 else
3202 clear_bit(KVM_APIC_INIT, &vcpu->arch.apic->pending_events);
3203 }
f077825a
PB		 3204 }
3205 }
3206
3842d135
AK		 3207 kvm_make_request(KVM_REQ_EVENT, vcpu);
3208
3cfc3092
JK		 3209 return 0;
3210}
3211
a1efbe77
JK		 3212static void kvm_vcpu_ioctl_x86_get_debugregs(struct kvm_vcpu *vcpu,
3213 struct kvm_debugregs *dbgregs)
3214{
73aaf249
JK		 3215 unsigned long val;
3216
a1efbe77 3217 memcpy(dbgregs->db, vcpu->arch.db, sizeof(vcpu->arch.db));
16f8a6f9 3218 kvm_get_dr(vcpu, 6, &val);
73aaf249 3219 dbgregs->dr6 = val;
a1efbe77
JK		 3220 dbgregs->dr7 = vcpu->arch.dr7;
3221 dbgregs->flags = 0;
97e69aa6 3222 memset(&dbgregs->reserved, 0, sizeof(dbgregs->reserved));
a1efbe77
JK		 3223}
3224
3225static int kvm_vcpu_ioctl_x86_set_debugregs(struct kvm_vcpu *vcpu,
3226 struct kvm_debugregs *dbgregs)
3227{
3228 if (dbgregs->flags)
3229 return -EINVAL;
3230
d14bdb55
PB		 3231 if (dbgregs->dr6 & ~0xffffffffull)
3232 return -EINVAL;
3233 if (dbgregs->dr7 & ~0xffffffffull)
3234 return -EINVAL;
3235
a1efbe77 3236 memcpy(vcpu->arch.db, dbgregs->db, sizeof(vcpu->arch.db));
ae561ede 3237 kvm_update_dr0123(vcpu);
a1efbe77 3238 vcpu->arch.dr6 = dbgregs->dr6;
73aaf249 3239 kvm_update_dr6(vcpu);
a1efbe77 3240 vcpu->arch.dr7 = dbgregs->dr7;
9926c9fd 3241 kvm_update_dr7(vcpu);
a1efbe77 3242
a1efbe77
JK		 3243 return 0;
3244}
3245
df1daba7
PB		 3246#define XSTATE_COMPACTION_ENABLED (1ULL << 63)
3247
3248static void fill_xsave(u8 *dest, struct kvm_vcpu *vcpu)
3249{
c47ada30 3250 struct xregs_state *xsave = &vcpu->arch.guest_fpu.state.xsave;
400e4b20 3251 u64 xstate_bv = xsave->header.xfeatures;
df1daba7
PB		 3252 u64 valid;
3253
3254 /*
3255 * Copy legacy XSAVE area, to avoid complications with CPUID
3256 * leaves 0 and 1 in the loop below.
3257 */
3258 memcpy(dest, xsave, XSAVE_HDR_OFFSET);
3259
3260 /* Set XSTATE_BV */
00c87e9a 3261 xstate_bv &= vcpu->arch.guest_supported_xcr0 | XFEATURE_MASK_FPSSE;
df1daba7
PB		 3262 *(u64 *)(dest + XSAVE_HDR_OFFSET) = xstate_bv;
3263
3264 /*
3265 * Copy each region from the possibly compacted offset to the
3266 * non-compacted offset.
3267 */
d91cab78 3268 valid = xstate_bv & ~XFEATURE_MASK_FPSSE;
df1daba7
PB		 3269 while (valid) {
3270 u64 feature = valid & -valid;
3271 int index = fls64(feature) - 1;
3272 void *src = get_xsave_addr(xsave, feature);
3273
3274 if (src) {
3275 u32 size, offset, ecx, edx;
3276 cpuid_count(XSTATE_CPUID, index,
3277 &size, &offset, &ecx, &edx);
38cfd5e3
PB		 3278 if (feature == XFEATURE_MASK_PKRU)
3279 memcpy(dest + offset, &vcpu->arch.pkru,
3280 sizeof(vcpu->arch.pkru));
3281 else
3282 memcpy(dest + offset, src, size);
3283
df1daba7
PB		 3284 }
3285
3286 valid -= feature;
3287 }
3288}
3289
3290static void load_xsave(struct kvm_vcpu *vcpu, u8 *src)
3291{
c47ada30 3292 struct xregs_state *xsave = &vcpu->arch.guest_fpu.state.xsave;
df1daba7
PB		 3293 u64 xstate_bv = *(u64 *)(src + XSAVE_HDR_OFFSET);
3294 u64 valid;
3295
3296 /*
3297 * Copy legacy XSAVE area, to avoid complications with CPUID
3298 * leaves 0 and 1 in the loop below.
3299 */
3300 memcpy(xsave, src, XSAVE_HDR_OFFSET);
3301
3302 /* Set XSTATE_BV and possibly XCOMP_BV. */
400e4b20 3303 xsave->header.xfeatures = xstate_bv;
782511b0 3304 if (boot_cpu_has(X86_FEATURE_XSAVES))
3a54450b 3305 xsave->header.xcomp_bv = host_xcr0 | XSTATE_COMPACTION_ENABLED;
df1daba7
PB		 3306
3307 /*
3308 * Copy each region from the non-compacted offset to the
3309 * possibly compacted offset.
3310 */
d91cab78 3311 valid = xstate_bv & ~XFEATURE_MASK_FPSSE;
df1daba7
PB		 3312 while (valid) {
3313 u64 feature = valid & -valid;
3314 int index = fls64(feature) - 1;
3315 void *dest = get_xsave_addr(xsave, feature);
3316
3317 if (dest) {
3318 u32 size, offset, ecx, edx;
3319 cpuid_count(XSTATE_CPUID, index,
3320 &size, &offset, &ecx, &edx);
38cfd5e3
PB		 3321 if (feature == XFEATURE_MASK_PKRU)
3322 memcpy(&vcpu->arch.pkru, src + offset,
3323 sizeof(vcpu->arch.pkru));
3324 else
3325 memcpy(dest, src + offset, size);
ee4100da 3326 }
df1daba7
PB		 3327
3328 valid -= feature;
3329 }
3330}
3331
2d5b5a66
SY		 3332static void kvm_vcpu_ioctl_x86_get_xsave(struct kvm_vcpu *vcpu,
3333 struct kvm_xsave *guest_xsave)
3334{
d366bf7e 3335 if (boot_cpu_has(X86_FEATURE_XSAVE)) {
df1daba7
PB		 3336 memset(guest_xsave, 0, sizeof(struct kvm_xsave));
3337 fill_xsave((u8 *) guest_xsave->region, vcpu);
4344ee98 3338 } else {
2d5b5a66 3339 memcpy(guest_xsave->region,
7366ed77 3340 &vcpu->arch.guest_fpu.state.fxsave,
c47ada30 3341 sizeof(struct fxregs_state));
2d5b5a66 3342 *(u64 *)&guest_xsave->region[XSAVE_HDR_OFFSET / sizeof(u32)] =
d91cab78 3343 XFEATURE_MASK_FPSSE;
2d5b5a66
SY		 3344 }
3345}
3346
a575813b
WL		 3347#define XSAVE_MXCSR_OFFSET 24
3348
2d5b5a66
SY		 3349static int kvm_vcpu_ioctl_x86_set_xsave(struct kvm_vcpu *vcpu,
3350 struct kvm_xsave *guest_xsave)
3351{
3352 u64 xstate_bv =
3353 *(u64 *)&guest_xsave->region[XSAVE_HDR_OFFSET / sizeof(u32)];
a575813b 3354 u32 mxcsr = *(u32 *)&guest_xsave->region[XSAVE_MXCSR_OFFSET / sizeof(u32)];
2d5b5a66 3355
d366bf7e 3356 if (boot_cpu_has(X86_FEATURE_XSAVE)) {
d7876f1b
PB		 3357 /*
3358 * Here we allow setting states that are not present in
3359 * CPUID leaf 0xD, index 0, EDX:EAX. This is for compatibility
3360 * with old userspace.
3361 */
a575813b
WL		 3362 if (xstate_bv & ~kvm_supported_xcr0() ||
3363 mxcsr & ~mxcsr_feature_mask)
d7876f1b 3364 return -EINVAL;
df1daba7 3365 load_xsave(vcpu, (u8 *)guest_xsave->region);
d7876f1b 3366 } else {
a575813b
WL		 3367 if (xstate_bv & ~XFEATURE_MASK_FPSSE ||
3368 mxcsr & ~mxcsr_feature_mask)
2d5b5a66 3369 return -EINVAL;
7366ed77 3370 memcpy(&vcpu->arch.guest_fpu.state.fxsave,
c47ada30 3371 guest_xsave->region, sizeof(struct fxregs_state));
2d5b5a66
SY		 3372 }
3373 return 0;
3374}
3375
3376static void kvm_vcpu_ioctl_x86_get_xcrs(struct kvm_vcpu *vcpu,
3377 struct kvm_xcrs *guest_xcrs)
3378{
d366bf7e 3379 if (!boot_cpu_has(X86_FEATURE_XSAVE)) {
2d5b5a66
SY		 3380 guest_xcrs->nr_xcrs = 0;
3381 return;
3382 }
3383
3384 guest_xcrs->nr_xcrs = 1;
3385 guest_xcrs->flags = 0;
3386 guest_xcrs->xcrs[0].xcr = XCR_XFEATURE_ENABLED_MASK;
3387 guest_xcrs->xcrs[0].value = vcpu->arch.xcr0;
3388}
3389
3390static int kvm_vcpu_ioctl_x86_set_xcrs(struct kvm_vcpu *vcpu,
3391 struct kvm_xcrs *guest_xcrs)
3392{
3393 int i, r = 0;
3394
d366bf7e 3395 if (!boot_cpu_has(X86_FEATURE_XSAVE))
2d5b5a66
SY		 3396 return -EINVAL;
3397
3398 if (guest_xcrs->nr_xcrs > KVM_MAX_XCRS || guest_xcrs->flags)
3399 return -EINVAL;
3400
3401 for (i = 0; i < guest_xcrs->nr_xcrs; i++)
3402 /* Only support XCR0 currently */
c67a04cb 3403 if (guest_xcrs->xcrs[i].xcr == XCR_XFEATURE_ENABLED_MASK) {
2d5b5a66 3404 r = __kvm_set_xcr(vcpu, XCR_XFEATURE_ENABLED_MASK,
c67a04cb 3405 guest_xcrs->xcrs[i].value);
2d5b5a66
SY		 3406 break;
3407 }
3408 if (r)
3409 r = -EINVAL;
3410 return r;
3411}
3412
1c0b28c2
EM		 3413/*
3414 * kvm_set_guest_paused() indicates to the guest kernel that it has been
3415 * stopped by the hypervisor. This function will be called from the host only.
3416 * EINVAL is returned when the host attempts to set the flag for a guest that
3417 * does not support pv clocks.
3418 */
3419static int kvm_set_guest_paused(struct kvm_vcpu *vcpu)
3420{
0b79459b 3421 if (!vcpu->arch.pv_time_enabled)
1c0b28c2 3422 return -EINVAL;
51d59c6b 3423 vcpu->arch.pvclock_set_guest_stopped_request = true;
1c0b28c2
EM		 3424 kvm_make_request(KVM_REQ_CLOCK_UPDATE, vcpu);
3425 return 0;
3426}
3427
5c919412
AS		 3428static int kvm_vcpu_ioctl_enable_cap(struct kvm_vcpu *vcpu,
3429 struct kvm_enable_cap *cap)
3430{
3431 if (cap->flags)
3432 return -EINVAL;
3433
3434 switch (cap->cap) {
efc479e6
RK		 3435 case KVM_CAP_HYPERV_SYNIC2:
3436 if (cap->args[0])
3437 return -EINVAL;
5c919412 3438 case KVM_CAP_HYPERV_SYNIC:
546d87e5
WL		 3439 if (!irqchip_in_kernel(vcpu->kvm))
3440 return -EINVAL;
efc479e6
RK		 3441 return kvm_hv_activate_synic(vcpu, cap->cap ==
3442 KVM_CAP_HYPERV_SYNIC2);
5c919412
AS		 3443 default:
3444 return -EINVAL;
3445 }
3446}
3447
313a3dc7
CO		 3448long kvm_arch_vcpu_ioctl(struct file *filp,
3449 unsigned int ioctl, unsigned long arg)
3450{
3451 struct kvm_vcpu *vcpu = filp->private_data;
3452 void __user *argp = (void __user *)arg;
3453 int r;
d1ac91d8
AK		 3454 union {
3455 struct kvm_lapic_state *lapic;
3456 struct kvm_xsave *xsave;
3457 struct kvm_xcrs *xcrs;
3458 void *buffer;
3459 } u;
3460
3461 u.buffer = NULL;
313a3dc7
CO		 3462 switch (ioctl) {
3463 case KVM_GET_LAPIC: {
2204ae3c 3464 r = -EINVAL;
bce87cce 3465 if (!lapic_in_kernel(vcpu))
2204ae3c 3466 goto out;
d1ac91d8 3467 u.lapic = kzalloc(sizeof(struct kvm_lapic_state), GFP_KERNEL);
313a3dc7 3468
b772ff36 3469 r = -ENOMEM;
d1ac91d8 3470 if (!u.lapic)
b772ff36 3471 goto out;
d1ac91d8 3472 r = kvm_vcpu_ioctl_get_lapic(vcpu, u.lapic);
313a3dc7
CO		 3473 if (r)
3474 goto out;
3475 r = -EFAULT;
d1ac91d8 3476 if (copy_to_user(argp, u.lapic, sizeof(struct kvm_lapic_state)))
313a3dc7
CO		 3477 goto out;
3478 r = 0;
3479 break;
3480 }
3481 case KVM_SET_LAPIC: {
2204ae3c 3482 r = -EINVAL;
bce87cce 3483 if (!lapic_in_kernel(vcpu))
2204ae3c 3484 goto out;
ff5c2c03 3485 u.lapic = memdup_user(argp, sizeof(*u.lapic));
18595411
GC		 3486 if (IS_ERR(u.lapic))
3487 return PTR_ERR(u.lapic);
ff5c2c03 3488
d1ac91d8 3489 r = kvm_vcpu_ioctl_set_lapic(vcpu, u.lapic);
313a3dc7
CO		 3490 break;
3491 }
f77bc6a4
ZX		 3492 case KVM_INTERRUPT: {
3493 struct kvm_interrupt irq;
3494
3495 r = -EFAULT;
3496 if (copy_from_user(&irq, argp, sizeof irq))
3497 goto out;
3498 r = kvm_vcpu_ioctl_interrupt(vcpu, &irq);
f77bc6a4
ZX		 3499 break;
3500 }
c4abb7c9
JK		 3501 case KVM_NMI: {
3502 r = kvm_vcpu_ioctl_nmi(vcpu);
c4abb7c9
JK		 3503 break;
3504 }
f077825a
PB		 3505 case KVM_SMI: {
3506 r = kvm_vcpu_ioctl_smi(vcpu);
3507 break;
3508 }
313a3dc7
CO		 3509 case KVM_SET_CPUID: {
3510 struct kvm_cpuid __user *cpuid_arg = argp;
3511 struct kvm_cpuid cpuid;
3512
3513 r = -EFAULT;
3514 if (copy_from_user(&cpuid, cpuid_arg, sizeof cpuid))
3515 goto out;
3516 r = kvm_vcpu_ioctl_set_cpuid(vcpu, &cpuid, cpuid_arg->entries);
313a3dc7
CO		 3517 break;
3518 }
07716717
DK		 3519 case KVM_SET_CPUID2: {
3520 struct kvm_cpuid2 __user *cpuid_arg = argp;
3521 struct kvm_cpuid2 cpuid;
3522
3523 r = -EFAULT;
3524 if (copy_from_user(&cpuid, cpuid_arg, sizeof cpuid))
3525 goto out;
3526 r = kvm_vcpu_ioctl_set_cpuid2(vcpu, &cpuid,
19355475 3527 cpuid_arg->entries);
07716717
DK		 3528 break;
3529 }
3530 case KVM_GET_CPUID2: {
3531 struct kvm_cpuid2 __user *cpuid_arg = argp;
3532 struct kvm_cpuid2 cpuid;
3533
3534 r = -EFAULT;
3535 if (copy_from_user(&cpuid, cpuid_arg, sizeof cpuid))
3536 goto out;
3537 r = kvm_vcpu_ioctl_get_cpuid2(vcpu, &cpuid,
19355475 3538 cpuid_arg->entries);
07716717
DK		 3539 if (r)
3540 goto out;
3541 r = -EFAULT;
3542 if (copy_to_user(cpuid_arg, &cpuid, sizeof cpuid))
3543 goto out;
3544 r = 0;
3545 break;
3546 }
313a3dc7 3547 case KVM_GET_MSRS:
609e36d3 3548 r = msr_io(vcpu, argp, do_get_msr, 1);
313a3dc7
CO		 3549 break;
3550 case KVM_SET_MSRS:
3551 r = msr_io(vcpu, argp, do_set_msr, 0);
3552 break;
b209749f
AK		 3553 case KVM_TPR_ACCESS_REPORTING: {
3554 struct kvm_tpr_access_ctl tac;
3555
3556 r = -EFAULT;
3557 if (copy_from_user(&tac, argp, sizeof tac))
3558 goto out;
3559 r = vcpu_ioctl_tpr_access_reporting(vcpu, &tac);
3560 if (r)
3561 goto out;
3562 r = -EFAULT;
3563 if (copy_to_user(argp, &tac, sizeof tac))
3564 goto out;
3565 r = 0;
3566 break;
3567 };
b93463aa
AK		 3568 case KVM_SET_VAPIC_ADDR: {
3569 struct kvm_vapic_addr va;
7301d6ab 3570 int idx;
b93463aa
AK		 3571
3572 r = -EINVAL;
35754c98 3573 if (!lapic_in_kernel(vcpu))
b93463aa
AK		 3574 goto out;
3575 r = -EFAULT;
3576 if (copy_from_user(&va, argp, sizeof va))
3577 goto out;
7301d6ab 3578 idx = srcu_read_lock(&vcpu->kvm->srcu);
fda4e2e8 3579 r = kvm_lapic_set_vapic_addr(vcpu, va.vapic_addr);
7301d6ab 3580 srcu_read_unlock(&vcpu->kvm->srcu, idx);
b93463aa
AK		 3581 break;
3582 }
890ca9ae
HY		 3583 case KVM_X86_SETUP_MCE: {
3584 u64 mcg_cap;
3585
3586 r = -EFAULT;
3587 if (copy_from_user(&mcg_cap, argp, sizeof mcg_cap))
3588 goto out;
3589 r = kvm_vcpu_ioctl_x86_setup_mce(vcpu, mcg_cap);
3590 break;
3591 }
3592 case KVM_X86_SET_MCE: {
3593 struct kvm_x86_mce mce;
3594
3595 r = -EFAULT;
3596 if (copy_from_user(&mce, argp, sizeof mce))
3597 goto out;
3598 r = kvm_vcpu_ioctl_x86_set_mce(vcpu, &mce);
3599 break;
3600 }
3cfc3092
JK		 3601 case KVM_GET_VCPU_EVENTS: {
3602 struct kvm_vcpu_events events;
3603
3604 kvm_vcpu_ioctl_x86_get_vcpu_events(vcpu, &events);
3605
3606 r = -EFAULT;
3607 if (copy_to_user(argp, &events, sizeof(struct kvm_vcpu_events)))
3608 break;
3609 r = 0;
3610 break;
3611 }
3612 case KVM_SET_VCPU_EVENTS: {
3613 struct kvm_vcpu_events events;
3614
3615 r = -EFAULT;
3616 if (copy_from_user(&events, argp, sizeof(struct kvm_vcpu_events)))
3617 break;
3618
3619 r = kvm_vcpu_ioctl_x86_set_vcpu_events(vcpu, &events);
3620 break;
3621 }
a1efbe77
JK		 3622 case KVM_GET_DEBUGREGS: {
3623 struct kvm_debugregs dbgregs;
3624
3625 kvm_vcpu_ioctl_x86_get_debugregs(vcpu, &dbgregs);
3626
3627 r = -EFAULT;
3628 if (copy_to_user(argp, &dbgregs,
3629 sizeof(struct kvm_debugregs)))
3630 break;
3631 r = 0;
3632 break;
3633 }
3634 case KVM_SET_DEBUGREGS: {
3635 struct kvm_debugregs dbgregs;
3636
3637 r = -EFAULT;
3638 if (copy_from_user(&dbgregs, argp,
3639 sizeof(struct kvm_debugregs)))
3640 break;
3641
3642 r = kvm_vcpu_ioctl_x86_set_debugregs(vcpu, &dbgregs);
3643 break;
3644 }
2d5b5a66 3645 case KVM_GET_XSAVE: {
d1ac91d8 3646 u.xsave = kzalloc(sizeof(struct kvm_xsave), GFP_KERNEL);
2d5b5a66 3647 r = -ENOMEM;
d1ac91d8 3648 if (!u.xsave)
2d5b5a66
SY		 3649 break;
3650
d1ac91d8 3651 kvm_vcpu_ioctl_x86_get_xsave(vcpu, u.xsave);
2d5b5a66
SY		 3652
3653 r = -EFAULT;
d1ac91d8 3654 if (copy_to_user(argp, u.xsave, sizeof(struct kvm_xsave)))
2d5b5a66
SY		 3655 break;
3656 r = 0;
3657 break;
3658 }
3659 case KVM_SET_XSAVE: {
ff5c2c03 3660 u.xsave = memdup_user(argp, sizeof(*u.xsave));
18595411
GC		 3661 if (IS_ERR(u.xsave))
3662 return PTR_ERR(u.xsave);
2d5b5a66 3663
d1ac91d8 3664 r = kvm_vcpu_ioctl_x86_set_xsave(vcpu, u.xsave);
2d5b5a66
SY		 3665 break;
3666 }
3667 case KVM_GET_XCRS: {
d1ac91d8 3668 u.xcrs = kzalloc(sizeof(struct kvm_xcrs), GFP_KERNEL);
2d5b5a66 3669 r = -ENOMEM;
d1ac91d8 3670 if (!u.xcrs)
2d5b5a66
SY		 3671 break;
3672
d1ac91d8 3673 kvm_vcpu_ioctl_x86_get_xcrs(vcpu, u.xcrs);
2d5b5a66
SY		 3674
3675 r = -EFAULT;
d1ac91d8 3676 if (copy_to_user(argp, u.xcrs,
2d5b5a66
SY		 3677 sizeof(struct kvm_xcrs)))
3678 break;
3679 r = 0;
3680 break;
3681 }
3682 case KVM_SET_XCRS: {
ff5c2c03 3683 u.xcrs = memdup_user(argp, sizeof(*u.xcrs));
18595411
GC		 3684 if (IS_ERR(u.xcrs))
3685 return PTR_ERR(u.xcrs);
2d5b5a66 3686
d1ac91d8 3687 r = kvm_vcpu_ioctl_x86_set_xcrs(vcpu, u.xcrs);
2d5b5a66
SY		 3688 break;
3689 }
92a1f12d
JR		 3690 case KVM_SET_TSC_KHZ: {
3691 u32 user_tsc_khz;
3692
3693 r = -EINVAL;
92a1f12d
JR		 3694 user_tsc_khz = (u32)arg;
3695
3696 if (user_tsc_khz >= kvm_max_guest_tsc_khz)
3697 goto out;
3698
cc578287
ZA		 3699 if (user_tsc_khz == 0)
3700 user_tsc_khz = tsc_khz;
3701
381d585c
HZ		 3702 if (!kvm_set_tsc_khz(vcpu, user_tsc_khz))
3703 r = 0;
92a1f12d 3704
92a1f12d
JR		 3705 goto out;
3706 }
3707 case KVM_GET_TSC_KHZ: {
cc578287 3708 r = vcpu->arch.virtual_tsc_khz;
92a1f12d
JR		 3709 goto out;
3710 }
1c0b28c2
EM		 3711 case KVM_KVMCLOCK_CTRL: {
3712 r = kvm_set_guest_paused(vcpu);
3713 goto out;
3714 }
5c919412
AS		 3715 case KVM_ENABLE_CAP: {
3716 struct kvm_enable_cap cap;
3717
3718 r = -EFAULT;
3719 if (copy_from_user(&cap, argp, sizeof(cap)))
3720 goto out;
3721 r = kvm_vcpu_ioctl_enable_cap(vcpu, &cap);
3722 break;
3723 }
313a3dc7
CO		 3724 default:
3725 r = -EINVAL;
3726 }
3727out:
d1ac91d8 3728 kfree(u.buffer);
313a3dc7
CO		 3729 return r;
3730}
3731
5b1c1493
CO		 3732int kvm_arch_vcpu_fault(struct kvm_vcpu *vcpu, struct vm_fault *vmf)
3733{
3734 return VM_FAULT_SIGBUS;
3735}
3736
1fe779f8
CO		 3737static int kvm_vm_ioctl_set_tss_addr(struct kvm *kvm, unsigned long addr)
3738{
3739 int ret;
3740
3741 if (addr > (unsigned int)(-3 * PAGE_SIZE))
951179ce 3742 return -EINVAL;
1fe779f8
CO		 3743 ret = kvm_x86_ops->set_tss_addr(kvm, addr);
3744 return ret;
3745}
3746
b927a3ce
SY		 3747static int kvm_vm_ioctl_set_identity_map_addr(struct kvm *kvm,
3748 u64 ident_addr)
3749{
3750 kvm->arch.ept_identity_map_addr = ident_addr;
3751 return 0;
3752}
3753
1fe779f8
CO		 3754static int kvm_vm_ioctl_set_nr_mmu_pages(struct kvm *kvm,
3755 u32 kvm_nr_mmu_pages)
3756{
3757 if (kvm_nr_mmu_pages < KVM_MIN_ALLOC_MMU_PAGES)
3758 return -EINVAL;
3759
79fac95e 3760 mutex_lock(&kvm->slots_lock);
1fe779f8
CO		 3761
3762 kvm_mmu_change_mmu_pages(kvm, kvm_nr_mmu_pages);
f05e70ac 3763 kvm->arch.n_requested_mmu_pages = kvm_nr_mmu_pages;
1fe779f8 3764
79fac95e 3765 mutex_unlock(&kvm->slots_lock);
1fe779f8
CO		 3766 return 0;
3767}
3768
3769static int kvm_vm_ioctl_get_nr_mmu_pages(struct kvm *kvm)
3770{
39de71ec 3771 return kvm->arch.n_max_mmu_pages;
1fe779f8
CO		 3772}
3773
1fe779f8
CO		 3774static int kvm_vm_ioctl_get_irqchip(struct kvm *kvm, struct kvm_irqchip *chip)
3775{
90bca052 3776 struct kvm_pic *pic = kvm->arch.vpic;
1fe779f8
CO		 3777 int r;
3778
3779 r = 0;
3780 switch (chip->chip_id) {
3781 case KVM_IRQCHIP_PIC_MASTER:
90bca052 3782 memcpy(&chip->chip.pic, &pic->pics[0],
1fe779f8
CO		 3783 sizeof(struct kvm_pic_state));
3784 break;
3785 case KVM_IRQCHIP_PIC_SLAVE:
90bca052 3786 memcpy(&chip->chip.pic, &pic->pics[1],
1fe779f8
CO		 3787 sizeof(struct kvm_pic_state));
3788 break;
3789 case KVM_IRQCHIP_IOAPIC:
33392b49 3790 kvm_get_ioapic(kvm, &chip->chip.ioapic);
1fe779f8
CO		 3791 break;
3792 default:
3793 r = -EINVAL;
3794 break;
3795 }
3796 return r;
3797}
3798
3799static int kvm_vm_ioctl_set_irqchip(struct kvm *kvm, struct kvm_irqchip *chip)
3800{
90bca052 3801 struct kvm_pic *pic = kvm->arch.vpic;
1fe779f8
CO		 3802 int r;
3803
3804 r = 0;
3805 switch (chip->chip_id) {
3806 case KVM_IRQCHIP_PIC_MASTER:
90bca052
DH		 3807 spin_lock(&pic->lock);
3808 memcpy(&pic->pics[0], &chip->chip.pic,
1fe779f8 3809 sizeof(struct kvm_pic_state));
90bca052 3810 spin_unlock(&pic->lock);
1fe779f8
CO		 3811 break;
3812 case KVM_IRQCHIP_PIC_SLAVE:
90bca052
DH		 3813 spin_lock(&pic->lock);
3814 memcpy(&pic->pics[1], &chip->chip.pic,
1fe779f8 3815 sizeof(struct kvm_pic_state));
90bca052 3816 spin_unlock(&pic->lock);
1fe779f8
CO		 3817 break;
3818 case KVM_IRQCHIP_IOAPIC:
33392b49 3819 kvm_set_ioapic(kvm, &chip->chip.ioapic);
1fe779f8
CO		 3820 break;
3821 default:
3822 r = -EINVAL;
3823 break;
3824 }
90bca052 3825 kvm_pic_update_irq(pic);
1fe779f8
CO		 3826 return r;
3827}
3828
e0f63cb9
SY		 3829static int kvm_vm_ioctl_get_pit(struct kvm *kvm, struct kvm_pit_state *ps)
3830{
34f3941c
RK		 3831 struct kvm_kpit_state *kps = &kvm->arch.vpit->pit_state;
3832
3833 BUILD_BUG_ON(sizeof(*ps) != sizeof(kps->channels));
3834
3835 mutex_lock(&kps->lock);
3836 memcpy(ps, &kps->channels, sizeof(*ps));
3837 mutex_unlock(&kps->lock);
2da29bcc 3838 return 0;
e0f63cb9
SY		 3839}
3840
3841static int kvm_vm_ioctl_set_pit(struct kvm *kvm, struct kvm_pit_state *ps)
3842{
0185604c 3843 int i;
09edea72
RK		 3844 struct kvm_pit *pit = kvm->arch.vpit;
3845
3846 mutex_lock(&pit->pit_state.lock);
34f3941c 3847 memcpy(&pit->pit_state.channels, ps, sizeof(*ps));
0185604c 3848 for (i = 0; i < 3; i++)
09edea72
RK		 3849 kvm_pit_load_count(pit, i, ps->channels[i].count, 0);
3850 mutex_unlock(&pit->pit_state.lock);
2da29bcc 3851 return 0;
e9f42757
BK		 3852}
3853
3854static int kvm_vm_ioctl_get_pit2(struct kvm *kvm, struct kvm_pit_state2 *ps)
3855{
e9f42757
BK		 3856 mutex_lock(&kvm->arch.vpit->pit_state.lock);
3857 memcpy(ps->channels, &kvm->arch.vpit->pit_state.channels,
3858 sizeof(ps->channels));
3859 ps->flags = kvm->arch.vpit->pit_state.flags;
3860 mutex_unlock(&kvm->arch.vpit->pit_state.lock);
97e69aa6 3861 memset(&ps->reserved, 0, sizeof(ps->reserved));
2da29bcc 3862 return 0;
e9f42757
BK		 3863}
3864
3865static int kvm_vm_ioctl_set_pit2(struct kvm *kvm, struct kvm_pit_state2 *ps)
3866{
2da29bcc 3867 int start = 0;
0185604c 3868 int i;
e9f42757 3869 u32 prev_legacy, cur_legacy;
09edea72
RK		 3870 struct kvm_pit *pit = kvm->arch.vpit;
3871
3872 mutex_lock(&pit->pit_state.lock);
3873 prev_legacy = pit->pit_state.flags & KVM_PIT_FLAGS_HPET_LEGACY;
e9f42757
BK		 3874 cur_legacy = ps->flags & KVM_PIT_FLAGS_HPET_LEGACY;
3875 if (!prev_legacy && cur_legacy)
3876 start = 1;
09edea72
RK		 3877 memcpy(&pit->pit_state.channels, &ps->channels,
3878 sizeof(pit->pit_state.channels));
3879 pit->pit_state.flags = ps->flags;
0185604c 3880 for (i = 0; i < 3; i++)
09edea72 3881 kvm_pit_load_count(pit, i, pit->pit_state.channels[i].count,
e5e57e7a 3882 start && i == 0);
09edea72 3883 mutex_unlock(&pit->pit_state.lock);
2da29bcc 3884 return 0;
e0f63cb9
SY		 3885}
3886
52d939a0
MT		 3887static int kvm_vm_ioctl_reinject(struct kvm *kvm,
3888 struct kvm_reinject_control *control)
3889{
71474e2f
RK		 3890 struct kvm_pit *pit = kvm->arch.vpit;
3891
3892 if (!pit)
52d939a0 3893 return -ENXIO;
b39c90b6 3894
71474e2f
RK		 3895 /* pit->pit_state.lock was overloaded to prevent userspace from getting
3896 * an inconsistent state after running multiple KVM_REINJECT_CONTROL
3897 * ioctls in parallel. Use a separate lock if that ioctl isn't rare.
3898 */
3899 mutex_lock(&pit->pit_state.lock);
3900 kvm_pit_set_reinject(pit, control->pit_reinject);
3901 mutex_unlock(&pit->pit_state.lock);
b39c90b6 3902
52d939a0
MT		 3903 return 0;
3904}
3905
95d4c16c 3906/**
60c34612
TY		 3907 * kvm_vm_ioctl_get_dirty_log - get and clear the log of dirty pages in a slot
3908 * @kvm: kvm instance
3909 * @log: slot id and address to which we copy the log
95d4c16c 3910 *
e108ff2f
PB		 3911 * Steps 1-4 below provide general overview of dirty page logging. See
3912 * kvm_get_dirty_log_protect() function description for additional details.
3913 *
3914 * We call kvm_get_dirty_log_protect() to handle steps 1-3, upon return we
3915 * always flush the TLB (step 4) even if previous step failed and the dirty
3916 * bitmap may be corrupt. Regardless of previous outcome the KVM logging API
3917 * does not preclude user space subsequent dirty log read. Flushing TLB ensures
3918 * writes will be marked dirty for next log read.
95d4c16c 3919 *
60c34612
TY		 3920 * 1. Take a snapshot of the bit and clear it if needed.
3921 * 2. Write protect the corresponding page.
e108ff2f
PB		 3922 * 3. Copy the snapshot to the userspace.
3923 * 4. Flush TLB's if needed.
5bb064dc 3924 */
60c34612 3925int kvm_vm_ioctl_get_dirty_log(struct kvm *kvm, struct kvm_dirty_log *log)
5bb064dc 3926{
60c34612 3927 bool is_dirty = false;
e108ff2f 3928 int r;
5bb064dc 3929
79fac95e 3930 mutex_lock(&kvm->slots_lock);
5bb064dc 3931
88178fd4
KH		 3932 /*
3933 * Flush potentially hardware-cached dirty pages to dirty_bitmap.
3934 */
3935 if (kvm_x86_ops->flush_log_dirty)
3936 kvm_x86_ops->flush_log_dirty(kvm);
3937
e108ff2f 3938 r = kvm_get_dirty_log_protect(kvm, log, &is_dirty);
198c74f4
XG		 3939
3940 /*
3941 * All the TLBs can be flushed out of mmu lock, see the comments in
3942 * kvm_mmu_slot_remove_write_access().
3943 */
e108ff2f 3944 lockdep_assert_held(&kvm->slots_lock);
198c74f4
XG		 3945 if (is_dirty)
3946 kvm_flush_remote_tlbs(kvm);
3947
79fac95e 3948 mutex_unlock(&kvm->slots_lock);
5bb064dc
ZX		 3949 return r;
3950}
3951
aa2fbe6d
YZ		 3952int kvm_vm_ioctl_irq_line(struct kvm *kvm, struct kvm_irq_level *irq_event,
3953 bool line_status)
23d43cf9
CD		 3954{
3955 if (!irqchip_in_kernel(kvm))
3956 return -ENXIO;
3957
3958 irq_event->status = kvm_set_irq(kvm, KVM_USERSPACE_IRQ_SOURCE_ID,
aa2fbe6d
YZ		 3959 irq_event->irq, irq_event->level,
3960 line_status);
23d43cf9
CD		 3961 return 0;
3962}
3963
90de4a18
NA		 3964static int kvm_vm_ioctl_enable_cap(struct kvm *kvm,
3965 struct kvm_enable_cap *cap)
3966{
3967 int r;
3968
3969 if (cap->flags)
3970 return -EINVAL;
3971
3972 switch (cap->cap) {
3973 case KVM_CAP_DISABLE_QUIRKS:
3974 kvm->arch.disabled_quirks = cap->args[0];
3975 r = 0;
3976 break;
49df6397
SR		 3977 case KVM_CAP_SPLIT_IRQCHIP: {
3978 mutex_lock(&kvm->lock);
b053b2ae
SR		 3979 r = -EINVAL;
3980 if (cap->args[0] > MAX_NR_RESERVED_IOAPIC_PINS)
3981 goto split_irqchip_unlock;
49df6397
SR		 3982 r = -EEXIST;
3983 if (irqchip_in_kernel(kvm))
3984 goto split_irqchip_unlock;
557abc40 3985 if (kvm->created_vcpus)
49df6397
SR		 3986 goto split_irqchip_unlock;
3987 r = kvm_setup_empty_irq_routing(kvm);
5c0aea0e 3988 if (r)
49df6397
SR		 3989 goto split_irqchip_unlock;
3990 /* Pairs with irqchip_in_kernel. */
3991 smp_wmb();
49776faf 3992 kvm->arch.irqchip_mode = KVM_IRQCHIP_SPLIT;
b053b2ae 3993 kvm->arch.nr_reserved_ioapic_pins = cap->args[0];
49df6397
SR		 3994 r = 0;
3995split_irqchip_unlock:
3996 mutex_unlock(&kvm->lock);
3997 break;
3998 }
37131313
RK		 3999 case KVM_CAP_X2APIC_API:
4000 r = -EINVAL;
4001 if (cap->args[0] & ~KVM_X2APIC_API_VALID_FLAGS)
4002 break;
4003
4004 if (cap->args[0] & KVM_X2APIC_API_USE_32BIT_IDS)
4005 kvm->arch.x2apic_format = true;
c519265f
RK		 4006 if (cap->args[0] & KVM_X2APIC_API_DISABLE_BROADCAST_QUIRK)
4007 kvm->arch.x2apic_broadcast_quirk_disabled = true;
37131313
RK		 4008
4009 r = 0;
4010 break;
90de4a18
NA		 4011 default:
4012 r = -EINVAL;
4013 break;
4014 }
4015 return r;
4016}
4017
1fe779f8
CO		 4018long kvm_arch_vm_ioctl(struct file *filp,
4019 unsigned int ioctl, unsigned long arg)
4020{
4021 struct kvm *kvm = filp->private_data;
4022 void __user *argp = (void __user *)arg;
367e1319 4023 int r = -ENOTTY;
f0d66275
DH		 4024 /*
4025 * This union makes it completely explicit to gcc-3.x
4026 * that these two variables' stack usage should be
4027 * combined, not added together.
4028 */
4029 union {
4030 struct kvm_pit_state ps;
e9f42757 4031 struct kvm_pit_state2 ps2;
c5ff41ce 4032 struct kvm_pit_config pit_config;
f0d66275 4033 } u;
1fe779f8
CO		 4034
4035 switch (ioctl) {
4036 case KVM_SET_TSS_ADDR:
4037 r = kvm_vm_ioctl_set_tss_addr(kvm, arg);
1fe779f8 4038 break;
b927a3ce
SY		 4039 case KVM_SET_IDENTITY_MAP_ADDR: {
4040 u64 ident_addr;
4041
1af1ac91
DH		 4042 mutex_lock(&kvm->lock);
4043 r = -EINVAL;
4044 if (kvm->created_vcpus)
4045 goto set_identity_unlock;
b927a3ce
SY		 4046 r = -EFAULT;
4047 if (copy_from_user(&ident_addr, argp, sizeof ident_addr))
1af1ac91 4048 goto set_identity_unlock;
b927a3ce 4049 r = kvm_vm_ioctl_set_identity_map_addr(kvm, ident_addr);
1af1ac91
DH		 4050set_identity_unlock:
4051 mutex_unlock(&kvm->lock);
b927a3ce
SY		 4052 break;
4053 }
1fe779f8
CO		 4054 case KVM_SET_NR_MMU_PAGES:
4055 r = kvm_vm_ioctl_set_nr_mmu_pages(kvm, arg);
1fe779f8
CO		 4056 break;
4057 case KVM_GET_NR_MMU_PAGES:
4058 r = kvm_vm_ioctl_get_nr_mmu_pages(kvm);
4059 break;
3ddea128 4060 case KVM_CREATE_IRQCHIP: {
3ddea128 4061 mutex_lock(&kvm->lock);
09941366 4062
3ddea128 4063 r = -EEXIST;
35e6eaa3 4064 if (irqchip_in_kernel(kvm))
3ddea128 4065 goto create_irqchip_unlock;
09941366 4066
3e515705 4067 r = -EINVAL;
557abc40 4068 if (kvm->created_vcpus)
3e515705 4069 goto create_irqchip_unlock;
09941366
RK		 4070
4071 r = kvm_pic_init(kvm);
4072 if (r)
3ddea128 4073 goto create_irqchip_unlock;
09941366
RK		 4074
4075 r = kvm_ioapic_init(kvm);
4076 if (r) {
09941366 4077 kvm_pic_destroy(kvm);
3ddea128 4078 goto create_irqchip_unlock;
09941366
RK		 4079 }
4080
399ec807
AK		 4081 r = kvm_setup_default_irq_routing(kvm);
4082 if (r) {
72bb2fcd 4083 kvm_ioapic_destroy(kvm);
09941366 4084 kvm_pic_destroy(kvm);
71ba994c 4085 goto create_irqchip_unlock;
399ec807 4086 }
49776faf 4087 /* Write kvm->irq_routing before enabling irqchip_in_kernel. */
71ba994c 4088 smp_wmb();
49776faf 4089 kvm->arch.irqchip_mode = KVM_IRQCHIP_KERNEL;
3ddea128
MT		 4090 create_irqchip_unlock:
4091 mutex_unlock(&kvm->lock);
1fe779f8 4092 break;
3ddea128 4093 }
7837699f 4094 case KVM_CREATE_PIT:
c5ff41ce
JK		 4095 u.pit_config.flags = KVM_PIT_SPEAKER_DUMMY;
4096 goto create_pit;
4097 case KVM_CREATE_PIT2:
4098 r = -EFAULT;
4099 if (copy_from_user(&u.pit_config, argp,
4100 sizeof(struct kvm_pit_config)))
4101 goto out;
4102 create_pit:
250715a6 4103 mutex_lock(&kvm->lock);
269e05e4
AK		 4104 r = -EEXIST;
4105 if (kvm->arch.vpit)
4106 goto create_pit_unlock;
7837699f 4107 r = -ENOMEM;
c5ff41ce 4108 kvm->arch.vpit = kvm_create_pit(kvm, u.pit_config.flags);
7837699f
SY		 4109 if (kvm->arch.vpit)
4110 r = 0;
269e05e4 4111 create_pit_unlock:
250715a6 4112 mutex_unlock(&kvm->lock);
7837699f 4113 break;
1fe779f8
CO		 4114 case KVM_GET_IRQCHIP: {
4115 /* 0: PIC master, 1: PIC slave, 2: IOAPIC */
ff5c2c03 4116 struct kvm_irqchip *chip;
1fe779f8 4117
ff5c2c03
SL		 4118 chip = memdup_user(argp, sizeof(*chip));
4119 if (IS_ERR(chip)) {
4120 r = PTR_ERR(chip);
1fe779f8 4121 goto out;
ff5c2c03
SL		 4122 }
4123
1fe779f8 4124 r = -ENXIO;
826da321 4125 if (!irqchip_kernel(kvm))
f0d66275
DH		 4126 goto get_irqchip_out;
4127 r = kvm_vm_ioctl_get_irqchip(kvm, chip);
1fe779f8 4128 if (r)
f0d66275 4129 goto get_irqchip_out;
1fe779f8 4130 r = -EFAULT;
f0d66275
DH		 4131 if (copy_to_user(argp, chip, sizeof *chip))
4132 goto get_irqchip_out;
1fe779f8 4133 r = 0;
f0d66275
DH		 4134 get_irqchip_out:
4135 kfree(chip);
1fe779f8
CO		 4136 break;
4137 }
4138 case KVM_SET_IRQCHIP: {
4139 /* 0: PIC master, 1: PIC slave, 2: IOAPIC */
ff5c2c03 4140 struct kvm_irqchip *chip;
1fe779f8 4141
ff5c2c03
SL		 4142 chip = memdup_user(argp, sizeof(*chip));
4143 if (IS_ERR(chip)) {
4144 r = PTR_ERR(chip);
1fe779f8 4145 goto out;
ff5c2c03
SL		 4146 }
4147
1fe779f8 4148 r = -ENXIO;
826da321 4149 if (!irqchip_kernel(kvm))
f0d66275
DH		 4150 goto set_irqchip_out;
4151 r = kvm_vm_ioctl_set_irqchip(kvm, chip);
1fe779f8 4152 if (r)
f0d66275 4153 goto set_irqchip_out;
1fe779f8 4154 r = 0;
f0d66275
DH		 4155 set_irqchip_out:
4156 kfree(chip);
1fe779f8
CO		 4157 break;
4158 }
e0f63cb9 4159 case KVM_GET_PIT: {
e0f63cb9 4160 r = -EFAULT;
f0d66275 4161 if (copy_from_user(&u.ps, argp, sizeof(struct kvm_pit_state)))
e0f63cb9
SY		 4162 goto out;
4163 r = -ENXIO;
4164 if (!kvm->arch.vpit)
4165 goto out;
f0d66275 4166 r = kvm_vm_ioctl_get_pit(kvm, &u.ps);
e0f63cb9
SY		 4167 if (r)
4168 goto out;
4169 r = -EFAULT;
f0d66275 4170 if (copy_to_user(argp, &u.ps, sizeof(struct kvm_pit_state)))
e0f63cb9
SY		 4171 goto out;
4172 r = 0;
4173 break;
4174 }
4175 case KVM_SET_PIT: {
e0f63cb9 4176 r = -EFAULT;
f0d66275 4177 if (copy_from_user(&u.ps, argp, sizeof u.ps))
e0f63cb9
SY		 4178 goto out;
4179 r = -ENXIO;
4180 if (!kvm->arch.vpit)
4181 goto out;
f0d66275 4182 r = kvm_vm_ioctl_set_pit(kvm, &u.ps);
e0f63cb9
SY		 4183 break;
4184 }
e9f42757
BK		 4185 case KVM_GET_PIT2: {
4186 r = -ENXIO;
4187 if (!kvm->arch.vpit)
4188 goto out;
4189 r = kvm_vm_ioctl_get_pit2(kvm, &u.ps2);
4190 if (r)
4191 goto out;
4192 r = -EFAULT;
4193 if (copy_to_user(argp, &u.ps2, sizeof(u.ps2)))
4194 goto out;
4195 r = 0;
4196 break;
4197 }
4198 case KVM_SET_PIT2: {
4199 r = -EFAULT;
4200 if (copy_from_user(&u.ps2, argp, sizeof(u.ps2)))
4201 goto out;
4202 r = -ENXIO;
4203 if (!kvm->arch.vpit)
4204 goto out;
4205 r = kvm_vm_ioctl_set_pit2(kvm, &u.ps2);
e9f42757
BK		 4206 break;
4207 }
52d939a0
MT		 4208 case KVM_REINJECT_CONTROL: {
4209 struct kvm_reinject_control control;
4210 r = -EFAULT;
4211 if (copy_from_user(&control, argp, sizeof(control)))
4212 goto out;
4213 r = kvm_vm_ioctl_reinject(kvm, &control);
52d939a0
MT		 4214 break;
4215 }
d71ba788
PB		 4216 case KVM_SET_BOOT_CPU_ID:
4217 r = 0;
4218 mutex_lock(&kvm->lock);
557abc40 4219 if (kvm->created_vcpus)
d71ba788
PB		 4220 r = -EBUSY;
4221 else
4222 kvm->arch.bsp_vcpu_id = arg;
4223 mutex_unlock(&kvm->lock);
4224 break;
ffde22ac
ES		 4225 case KVM_XEN_HVM_CONFIG: {
4226 r = -EFAULT;
4227 if (copy_from_user(&kvm->arch.xen_hvm_config, argp,
4228 sizeof(struct kvm_xen_hvm_config)))
4229 goto out;
4230 r = -EINVAL;
4231 if (kvm->arch.xen_hvm_config.flags)
4232 goto out;
4233 r = 0;
4234 break;
4235 }
afbcf7ab 4236 case KVM_SET_CLOCK: {
afbcf7ab
GC		 4237 struct kvm_clock_data user_ns;
4238 u64 now_ns;
afbcf7ab
GC		 4239
4240 r = -EFAULT;
4241 if (copy_from_user(&user_ns, argp, sizeof(user_ns)))
4242 goto out;
4243
4244 r = -EINVAL;
4245 if (user_ns.flags)
4246 goto out;
4247
4248 r = 0;
0bc48bea
RK		 4249 /*
4250 * TODO: userspace has to take care of races with VCPU_RUN, so
4251 * kvm_gen_update_masterclock() can be cut down to locked
4252 * pvclock_update_vm_gtod_copy().
4253 */
4254 kvm_gen_update_masterclock(kvm);
e891a32e 4255 now_ns = get_kvmclock_ns(kvm);
108b249c 4256 kvm->arch.kvmclock_offset += user_ns.clock - now_ns;
0bc48bea 4257 kvm_make_all_cpus_request(kvm, KVM_REQ_CLOCK_UPDATE);
afbcf7ab
GC		 4258 break;
4259 }
4260 case KVM_GET_CLOCK: {
afbcf7ab
GC		 4261 struct kvm_clock_data user_ns;
4262 u64 now_ns;
4263
e891a32e 4264 now_ns = get_kvmclock_ns(kvm);
108b249c 4265 user_ns.clock = now_ns;
e3fd9a93 4266 user_ns.flags = kvm->arch.use_master_clock ? KVM_CLOCK_TSC_STABLE : 0;
97e69aa6 4267 memset(&user_ns.pad, 0, sizeof(user_ns.pad));
afbcf7ab
GC		 4268
4269 r = -EFAULT;
4270 if (copy_to_user(argp, &user_ns, sizeof(user_ns)))
4271 goto out;
4272 r = 0;
4273 break;
4274 }
90de4a18
NA		 4275 case KVM_ENABLE_CAP: {
4276 struct kvm_enable_cap cap;
afbcf7ab 4277
90de4a18
NA		 4278 r = -EFAULT;
4279 if (copy_from_user(&cap, argp, sizeof(cap)))
4280 goto out;
4281 r = kvm_vm_ioctl_enable_cap(kvm, &cap);
4282 break;
4283 }
1fe779f8 4284 default:
ad6260da 4285 r = -ENOTTY;
1fe779f8
CO		 4286 }
4287out:
4288 return r;
4289}
4290
a16b043c 4291static void kvm_init_msr_list(void)
043405e1
CO		 4292{
4293 u32 dummy[2];
4294 unsigned i, j;
4295
62ef68bb 4296 for (i = j = 0; i < ARRAY_SIZE(msrs_to_save); i++) {
043405e1
CO		 4297 if (rdmsr_safe(msrs_to_save[i], &dummy[0], &dummy[1]) < 0)
4298 continue;
93c4adc7
PB		 4299
4300 /*
4301 * Even MSRs that are valid in the host may not be exposed
9dbe6cf9 4302 * to the guests in some cases.
93c4adc7
PB		 4303 */
4304 switch (msrs_to_save[i]) {
4305 case MSR_IA32_BNDCFGS:
4306 if (!kvm_x86_ops->mpx_supported())
4307 continue;
4308 break;
9dbe6cf9
PB		 4309 case MSR_TSC_AUX:
4310 if (!kvm_x86_ops->rdtscp_supported())
4311 continue;
4312 break;
93c4adc7
PB		 4313 default:
4314 break;
4315 }
4316
043405e1
CO		 4317 if (j < i)
4318 msrs_to_save[j] = msrs_to_save[i];
4319 j++;
4320 }
4321 num_msrs_to_save = j;
62ef68bb
PB		 4322
4323 for (i = j = 0; i < ARRAY_SIZE(emulated_msrs); i++) {
4324 switch (emulated_msrs[i]) {
6d396b55
PB		 4325 case MSR_IA32_SMBASE:
4326 if (!kvm_x86_ops->cpu_has_high_real_mode_segbase())
4327 continue;
4328 break;
62ef68bb
PB		 4329 default:
4330 break;
4331 }
4332
4333 if (j < i)
4334 emulated_msrs[j] = emulated_msrs[i];
4335 j++;
4336 }
4337 num_emulated_msrs = j;
043405e1
CO		 4338}
4339
bda9020e
MT		 4340static int vcpu_mmio_write(struct kvm_vcpu *vcpu, gpa_t addr, int len,
4341 const void *v)
bbd9b64e 4342{
70252a10
AK		 4343 int handled = 0;
4344 int n;
4345
4346 do {
4347 n = min(len, 8);
bce87cce 4348 if (!(lapic_in_kernel(vcpu) &&
e32edf4f
NN		 4349 !kvm_iodevice_write(vcpu, &vcpu->arch.apic->dev, addr, n, v))
4350 && kvm_io_bus_write(vcpu, KVM_MMIO_BUS, addr, n, v))
70252a10
AK		 4351 break;
4352 handled += n;
4353 addr += n;
4354 len -= n;
4355 v += n;
4356 } while (len);
bbd9b64e 4357
70252a10 4358 return handled;
bbd9b64e
CO		 4359}
4360
bda9020e 4361static int vcpu_mmio_read(struct kvm_vcpu *vcpu, gpa_t addr, int len, void *v)
bbd9b64e 4362{
70252a10
AK		 4363 int handled = 0;
4364 int n;
4365
4366 do {
4367 n = min(len, 8);
bce87cce 4368 if (!(lapic_in_kernel(vcpu) &&
e32edf4f
NN		 4369 !kvm_iodevice_read(vcpu, &vcpu->arch.apic->dev,
4370 addr, n, v))
4371 && kvm_io_bus_read(vcpu, KVM_MMIO_BUS, addr, n, v))
70252a10
AK		 4372 break;
4373 trace_kvm_mmio(KVM_TRACE_MMIO_READ, n, addr, *(u64 *)v);
4374 handled += n;
4375 addr += n;
4376 len -= n;
4377 v += n;
4378 } while (len);
bbd9b64e 4379
70252a10 4380 return handled;
bbd9b64e
CO		 4381}
4382
2dafc6c2
GN		 4383static void kvm_set_segment(struct kvm_vcpu *vcpu,
4384 struct kvm_segment *var, int seg)
4385{
4386 kvm_x86_ops->set_segment(vcpu, var, seg);
4387}
4388
4389void kvm_get_segment(struct kvm_vcpu *vcpu,
4390 struct kvm_segment *var, int seg)
4391{
4392 kvm_x86_ops->get_segment(vcpu, var, seg);
4393}
4394
54987b7a
PB		 4395gpa_t translate_nested_gpa(struct kvm_vcpu *vcpu, gpa_t gpa, u32 access,
4396 struct x86_exception *exception)
02f59dc9
JR		 4397{
4398 gpa_t t_gpa;
02f59dc9
JR		 4399
4400 BUG_ON(!mmu_is_nested(vcpu));
4401
4402 /* NPT walks are always user-walks */
4403 access |= PFERR_USER_MASK;
54987b7a 4404 t_gpa = vcpu->arch.mmu.gva_to_gpa(vcpu, gpa, access, exception);
02f59dc9
JR		 4405
4406 return t_gpa;
4407}
4408
ab9ae313
AK		 4409gpa_t kvm_mmu_gva_to_gpa_read(struct kvm_vcpu *vcpu, gva_t gva,
4410 struct x86_exception *exception)
1871c602
GN		 4411{
4412 u32 access = (kvm_x86_ops->get_cpl(vcpu) == 3) ? PFERR_USER_MASK : 0;
ab9ae313 4413 return vcpu->arch.walk_mmu->gva_to_gpa(vcpu, gva, access, exception);
1871c602
GN		 4414}
4415
ab9ae313
AK		 4416 gpa_t kvm_mmu_gva_to_gpa_fetch(struct kvm_vcpu *vcpu, gva_t gva,
4417 struct x86_exception *exception)
1871c602
GN		 4418{
4419 u32 access = (kvm_x86_ops->get_cpl(vcpu) == 3) ? PFERR_USER_MASK : 0;
4420 access |= PFERR_FETCH_MASK;
ab9ae313 4421 return vcpu->arch.walk_mmu->gva_to_gpa(vcpu, gva, access, exception);
1871c602
GN		 4422}
4423
ab9ae313
AK		 4424gpa_t kvm_mmu_gva_to_gpa_write(struct kvm_vcpu *vcpu, gva_t gva,
4425 struct x86_exception *exception)
1871c602
GN		 4426{
4427 u32 access = (kvm_x86_ops->get_cpl(vcpu) == 3) ? PFERR_USER_MASK : 0;
4428 access |= PFERR_WRITE_MASK;
ab9ae313 4429 return vcpu->arch.walk_mmu->gva_to_gpa(vcpu, gva, access, exception);
1871c602
GN		 4430}
4431
4432/* uses this to access any guest's mapped memory without checking CPL */
ab9ae313
AK		 4433gpa_t kvm_mmu_gva_to_gpa_system(struct kvm_vcpu *vcpu, gva_t gva,
4434 struct x86_exception *exception)
1871c602 4435{
ab9ae313 4436 return vcpu->arch.walk_mmu->gva_to_gpa(vcpu, gva, 0, exception);
1871c602
GN		 4437}
4438
4439static int kvm_read_guest_virt_helper(gva_t addr, void *val, unsigned int bytes,
4440 struct kvm_vcpu *vcpu, u32 access,
bcc55cba 4441 struct x86_exception *exception)
bbd9b64e
CO		 4442{
4443 void *data = val;
10589a46 4444 int r = X86EMUL_CONTINUE;
bbd9b64e
CO		 4445
4446 while (bytes) {
14dfe855 4447 gpa_t gpa = vcpu->arch.walk_mmu->gva_to_gpa(vcpu, addr, access,
ab9ae313 4448 exception);
bbd9b64e 4449 unsigned offset = addr & (PAGE_SIZE-1);
77c2002e 4450 unsigned toread = min(bytes, (unsigned)PAGE_SIZE - offset);
bbd9b64e
CO		 4451 int ret;
4452
bcc55cba 4453 if (gpa == UNMAPPED_GVA)
ab9ae313 4454 return X86EMUL_PROPAGATE_FAULT;
54bf36aa
PB		 4455 ret = kvm_vcpu_read_guest_page(vcpu, gpa >> PAGE_SHIFT, data,
4456 offset, toread);
10589a46 4457 if (ret < 0) {
c3cd7ffa 4458 r = X86EMUL_IO_NEEDED;
10589a46
MT		 4459 goto out;
4460 }
bbd9b64e 4461
77c2002e
IE		 4462 bytes -= toread;
4463 data += toread;
4464 addr += toread;
bbd9b64e 4465 }
10589a46 4466out:
10589a46 4467 return r;
bbd9b64e 4468}
77c2002e 4469
1871c602 4470/* used for instruction fetching */
0f65dd70
AK		 4471static int kvm_fetch_guest_virt(struct x86_emulate_ctxt *ctxt,
4472 gva_t addr, void *val, unsigned int bytes,
bcc55cba 4473 struct x86_exception *exception)
1871c602 4474{
0f65dd70 4475 struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt);
1871c602 4476 u32 access = (kvm_x86_ops->get_cpl(vcpu) == 3) ? PFERR_USER_MASK : 0;
44583cba
PB		 4477 unsigned offset;
4478 int ret;
0f65dd70 4479
44583cba
PB		 4480 /* Inline kvm_read_guest_virt_helper for speed. */
4481 gpa_t gpa = vcpu->arch.walk_mmu->gva_to_gpa(vcpu, addr, access|PFERR_FETCH_MASK,
4482 exception);
4483 if (unlikely(gpa == UNMAPPED_GVA))
4484 return X86EMUL_PROPAGATE_FAULT;
4485
4486 offset = addr & (PAGE_SIZE-1);
4487 if (WARN_ON(offset + bytes > PAGE_SIZE))
4488 bytes = (unsigned)PAGE_SIZE - offset;
54bf36aa
PB		 4489 ret = kvm_vcpu_read_guest_page(vcpu, gpa >> PAGE_SHIFT, val,
4490 offset, bytes);
44583cba
PB		 4491 if (unlikely(ret < 0))
4492 return X86EMUL_IO_NEEDED;
4493
4494 return X86EMUL_CONTINUE;
1871c602
GN		 4495}
4496
064aea77 4497int kvm_read_guest_virt(struct x86_emulate_ctxt *ctxt,
0f65dd70 4498 gva_t addr, void *val, unsigned int bytes,
bcc55cba 4499 struct x86_exception *exception)
1871c602 4500{
0f65dd70 4501 struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt);
1871c602 4502 u32 access = (kvm_x86_ops->get_cpl(vcpu) == 3) ? PFERR_USER_MASK : 0;
0f65dd70 4503
1871c602 4504 return kvm_read_guest_virt_helper(addr, val, bytes, vcpu, access,
bcc55cba 4505 exception);
1871c602 4506}
064aea77 4507EXPORT_SYMBOL_GPL(kvm_read_guest_virt);
1871c602 4508
0f65dd70
AK		 4509static int kvm_read_guest_virt_system(struct x86_emulate_ctxt *ctxt,
4510 gva_t addr, void *val, unsigned int bytes,
bcc55cba 4511 struct x86_exception *exception)
1871c602 4512{
0f65dd70 4513 struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt);
bcc55cba 4514 return kvm_read_guest_virt_helper(addr, val, bytes, vcpu, 0, exception);
1871c602
GN		 4515}
4516
7a036a6f
RK		 4517static int kvm_read_guest_phys_system(struct x86_emulate_ctxt *ctxt,
4518 unsigned long addr, void *val, unsigned int bytes)
4519{
4520 struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt);
4521 int r = kvm_vcpu_read_guest(vcpu, addr, val, bytes);
4522
4523 return r < 0 ? X86EMUL_IO_NEEDED : X86EMUL_CONTINUE;
4524}
4525
6a4d7550 4526int kvm_write_guest_virt_system(struct x86_emulate_ctxt *ctxt,
0f65dd70 4527 gva_t addr, void *val,
2dafc6c2 4528 unsigned int bytes,
bcc55cba 4529 struct x86_exception *exception)
77c2002e 4530{
0f65dd70 4531 struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt);
77c2002e
IE		 4532 void *data = val;
4533 int r = X86EMUL_CONTINUE;
4534
4535 while (bytes) {
14dfe855
JR		 4536 gpa_t gpa = vcpu->arch.walk_mmu->gva_to_gpa(vcpu, addr,
4537 PFERR_WRITE_MASK,
ab9ae313 4538 exception);
77c2002e
IE		 4539 unsigned offset = addr & (PAGE_SIZE-1);
4540 unsigned towrite = min(bytes, (unsigned)PAGE_SIZE - offset);
4541 int ret;
4542
bcc55cba 4543 if (gpa == UNMAPPED_GVA)
ab9ae313 4544 return X86EMUL_PROPAGATE_FAULT;
54bf36aa 4545 ret = kvm_vcpu_write_guest(vcpu, gpa, data, towrite);
77c2002e 4546 if (ret < 0) {
c3cd7ffa 4547 r = X86EMUL_IO_NEEDED;
77c2002e
IE		 4548 goto out;
4549 }
4550
4551 bytes -= towrite;
4552 data += towrite;
4553 addr += towrite;
4554 }
4555out:
4556 return r;
4557}
6a4d7550 4558EXPORT_SYMBOL_GPL(kvm_write_guest_virt_system);
77c2002e 4559
0f89b207
TL		 4560static int vcpu_is_mmio_gpa(struct kvm_vcpu *vcpu, unsigned long gva,
4561 gpa_t gpa, bool write)
4562{
4563 /* For APIC access vmexit */
4564 if ((gpa & PAGE_MASK) == APIC_DEFAULT_PHYS_BASE)
4565 return 1;
4566
4567 if (vcpu_match_mmio_gpa(vcpu, gpa)) {
4568 trace_vcpu_match_mmio(gva, gpa, write, true);
4569 return 1;
4570 }
4571
4572 return 0;
4573}
4574
af7cc7d1
XG		 4575static int vcpu_mmio_gva_to_gpa(struct kvm_vcpu *vcpu, unsigned long gva,
4576 gpa_t *gpa, struct x86_exception *exception,
4577 bool write)
4578{
97d64b78
AK		 4579 u32 access = ((kvm_x86_ops->get_cpl(vcpu) == 3) ? PFERR_USER_MASK : 0)
4580 | (write ? PFERR_WRITE_MASK : 0);
af7cc7d1 4581
be94f6b7
HH		 4582 /*
4583 * currently PKRU is only applied to ept enabled guest so
4584 * there is no pkey in EPT page table for L1 guest or EPT
4585 * shadow page table for L2 guest.
4586 */
97d64b78 4587 if (vcpu_match_mmio_gva(vcpu, gva)
97ec8c06 4588 && !permission_fault(vcpu, vcpu->arch.walk_mmu,
be94f6b7 4589 vcpu->arch.access, 0, access)) {
bebb106a
XG		 4590 *gpa = vcpu->arch.mmio_gfn << PAGE_SHIFT |
4591 (gva & (PAGE_SIZE - 1));
4f022648 4592 trace_vcpu_match_mmio(gva, *gpa, write, false);
bebb106a
XG		 4593 return 1;
4594 }
4595
af7cc7d1
XG		 4596 *gpa = vcpu->arch.walk_mmu->gva_to_gpa(vcpu, gva, access, exception);
4597
4598 if (*gpa == UNMAPPED_GVA)
4599 return -1;
4600
0f89b207 4601 return vcpu_is_mmio_gpa(vcpu, gva, *gpa, write);
af7cc7d1
XG		 4602}
4603
3200f405 4604int emulator_write_phys(struct kvm_vcpu *vcpu, gpa_t gpa,
bcc55cba 4605 const void *val, int bytes)
bbd9b64e
CO		 4606{
4607 int ret;
4608
54bf36aa 4609 ret = kvm_vcpu_write_guest(vcpu, gpa, val, bytes);
9f811285 4610 if (ret < 0)
bbd9b64e 4611 return 0;
0eb05bf2 4612 kvm_page_track_write(vcpu, gpa, val, bytes);
bbd9b64e
CO		 4613 return 1;
4614}
4615
77d197b2
XG		 4616struct read_write_emulator_ops {
4617 int (*read_write_prepare)(struct kvm_vcpu *vcpu, void *val,
4618 int bytes);
4619 int (*read_write_emulate)(struct kvm_vcpu *vcpu, gpa_t gpa,
4620 void *val, int bytes);
4621 int (*read_write_mmio)(struct kvm_vcpu *vcpu, gpa_t gpa,
4622 int bytes, void *val);
4623 int (*read_write_exit_mmio)(struct kvm_vcpu *vcpu, gpa_t gpa,
4624 void *val, int bytes);
4625 bool write;
4626};
4627
4628static int read_prepare(struct kvm_vcpu *vcpu, void *val, int bytes)
4629{
4630 if (vcpu->mmio_read_completed) {
77d197b2 4631 trace_kvm_mmio(KVM_TRACE_MMIO_READ, bytes,
f78146b0 4632 vcpu->mmio_fragments[0].gpa, *(u64 *)val);
77d197b2
XG		 4633 vcpu->mmio_read_completed = 0;
4634 return 1;
4635 }
4636
4637 return 0;
4638}
4639
4640static int read_emulate(struct kvm_vcpu *vcpu, gpa_t gpa,
4641 void *val, int bytes)
4642{
54bf36aa 4643 return !kvm_vcpu_read_guest(vcpu, gpa, val, bytes);
77d197b2
XG		 4644}
4645
4646static int write_emulate(struct kvm_vcpu *vcpu, gpa_t gpa,
4647 void *val, int bytes)
4648{
4649 return emulator_write_phys(vcpu, gpa, val, bytes);
4650}
4651
4652static int write_mmio(struct kvm_vcpu *vcpu, gpa_t gpa, int bytes, void *val)
4653{
4654 trace_kvm_mmio(KVM_TRACE_MMIO_WRITE, bytes, gpa, *(u64 *)val);
4655 return vcpu_mmio_write(vcpu, gpa, bytes, val);
4656}
4657
4658static int read_exit_mmio(struct kvm_vcpu *vcpu, gpa_t gpa,
4659 void *val, int bytes)
4660{
4661 trace_kvm_mmio(KVM_TRACE_MMIO_READ_UNSATISFIED, bytes, gpa, 0);
4662 return X86EMUL_IO_NEEDED;
4663}
4664
4665static int write_exit_mmio(struct kvm_vcpu *vcpu, gpa_t gpa,
4666 void *val, int bytes)
4667{
f78146b0
AK		 4668 struct kvm_mmio_fragment *frag = &vcpu->mmio_fragments[0];
4669
87da7e66 4670 memcpy(vcpu->run->mmio.data, frag->data, min(8u, frag->len));
77d197b2
XG		 4671 return X86EMUL_CONTINUE;
4672}
4673
0fbe9b0b 4674static const struct read_write_emulator_ops read_emultor = {
77d197b2
XG		 4675 .read_write_prepare = read_prepare,
4676 .read_write_emulate = read_emulate,
4677 .read_write_mmio = vcpu_mmio_read,
4678 .read_write_exit_mmio = read_exit_mmio,
4679};
4680
0fbe9b0b 4681static const struct read_write_emulator_ops write_emultor = {
77d197b2
XG		 4682 .read_write_emulate = write_emulate,
4683 .read_write_mmio = write_mmio,
4684 .read_write_exit_mmio = write_exit_mmio,
4685 .write = true,
4686};
4687
22388a3c
XG		 4688static int emulator_read_write_onepage(unsigned long addr, void *val,
4689 unsigned int bytes,
4690 struct x86_exception *exception,
4691 struct kvm_vcpu *vcpu,
0fbe9b0b 4692 const struct read_write_emulator_ops *ops)
bbd9b64e 4693{
af7cc7d1
XG		 4694 gpa_t gpa;
4695 int handled, ret;
22388a3c 4696 bool write = ops->write;
f78146b0 4697 struct kvm_mmio_fragment *frag;
0f89b207
TL		 4698 struct x86_emulate_ctxt *ctxt = &vcpu->arch.emulate_ctxt;
4699
4700 /*
4701 * If the exit was due to a NPF we may already have a GPA.
4702 * If the GPA is present, use it to avoid the GVA to GPA table walk.
4703 * Note, this cannot be used on string operations since string
4704 * operation using rep will only have the initial GPA from the NPF
4705 * occurred.
4706 */
4707 if (vcpu->arch.gpa_available &&
4708 emulator_can_use_gpa(ctxt) &&
618232e2
BS		 4709 (addr & ~PAGE_MASK) == (vcpu->arch.gpa_val & ~PAGE_MASK)) {
4710 gpa = vcpu->arch.gpa_val;
4711 ret = vcpu_is_mmio_gpa(vcpu, addr, gpa, write);
4712 } else {
4713 ret = vcpu_mmio_gva_to_gpa(vcpu, addr, &gpa, exception, write);
4714 if (ret < 0)
4715 return X86EMUL_PROPAGATE_FAULT;
0f89b207 4716 }
10589a46 4717
618232e2 4718 if (!ret && ops->read_write_emulate(vcpu, gpa, val, bytes))
bbd9b64e
CO		 4719 return X86EMUL_CONTINUE;
4720
bbd9b64e
CO		 4721 /*
4722 * Is this MMIO handled locally?
4723 */
22388a3c 4724 handled = ops->read_write_mmio(vcpu, gpa, bytes, val);
70252a10 4725 if (handled == bytes)
bbd9b64e 4726 return X86EMUL_CONTINUE;
bbd9b64e 4727
70252a10
AK		 4728 gpa += handled;
4729 bytes -= handled;
4730 val += handled;
4731
87da7e66
XG		 4732 WARN_ON(vcpu->mmio_nr_fragments >= KVM_MAX_MMIO_FRAGMENTS);
4733 frag = &vcpu->mmio_fragments[vcpu->mmio_nr_fragments++];
4734 frag->gpa = gpa;
4735 frag->data = val;
4736 frag->len = bytes;
f78146b0 4737 return X86EMUL_CONTINUE;
bbd9b64e
CO		 4738}
4739
52eb5a6d
XL		 4740static int emulator_read_write(struct x86_emulate_ctxt *ctxt,
4741 unsigned long addr,
22388a3c
XG		 4742 void *val, unsigned int bytes,
4743 struct x86_exception *exception,
0fbe9b0b 4744 const struct read_write_emulator_ops *ops)
bbd9b64e 4745{
0f65dd70 4746 struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt);
f78146b0
AK		 4747 gpa_t gpa;
4748 int rc;
4749
4750 if (ops->read_write_prepare &&
4751 ops->read_write_prepare(vcpu, val, bytes))
4752 return X86EMUL_CONTINUE;
4753
4754 vcpu->mmio_nr_fragments = 0;
0f65dd70 4755
bbd9b64e
CO		 4756 /* Crossing a page boundary? */
4757 if (((addr + bytes - 1) ^ addr) & PAGE_MASK) {
f78146b0 4758 int now;
bbd9b64e
CO		 4759
4760 now = -addr & ~PAGE_MASK;
22388a3c
XG		 4761 rc = emulator_read_write_onepage(addr, val, now, exception,
4762 vcpu, ops);
4763
bbd9b64e
CO		 4764 if (rc != X86EMUL_CONTINUE)
4765 return rc;
4766 addr += now;
bac15531
NA		 4767 if (ctxt->mode != X86EMUL_MODE_PROT64)
4768 addr = (u32)addr;
bbd9b64e
CO		 4769 val += now;
4770 bytes -= now;
4771 }
22388a3c 4772
f78146b0
AK		 4773 rc = emulator_read_write_onepage(addr, val, bytes, exception,
4774 vcpu, ops);
4775 if (rc != X86EMUL_CONTINUE)
4776 return rc;
4777
4778 if (!vcpu->mmio_nr_fragments)
4779 return rc;
4780
4781 gpa = vcpu->mmio_fragments[0].gpa;
4782
4783 vcpu->mmio_needed = 1;
4784 vcpu->mmio_cur_fragment = 0;
4785
87da7e66 4786 vcpu->run->mmio.len = min(8u, vcpu->mmio_fragments[0].len);
f78146b0
AK		 4787 vcpu->run->mmio.is_write = vcpu->mmio_is_write = ops->write;
4788 vcpu->run->exit_reason = KVM_EXIT_MMIO;
4789 vcpu->run->mmio.phys_addr = gpa;
4790
4791 return ops->read_write_exit_mmio(vcpu, gpa, val, bytes);
22388a3c
XG		 4792}
4793
4794static int emulator_read_emulated(struct x86_emulate_ctxt *ctxt,
4795 unsigned long addr,
4796 void *val,
4797 unsigned int bytes,
4798 struct x86_exception *exception)
4799{
4800 return emulator_read_write(ctxt, addr, val, bytes,
4801 exception, &read_emultor);
4802}
4803
52eb5a6d 4804static int emulator_write_emulated(struct x86_emulate_ctxt *ctxt,
22388a3c
XG		 4805 unsigned long addr,
4806 const void *val,
4807 unsigned int bytes,
4808 struct x86_exception *exception)
4809{
4810 return emulator_read_write(ctxt, addr, (void *)val, bytes,
4811 exception, &write_emultor);
bbd9b64e 4812}
bbd9b64e 4813
daea3e73
AK		 4814#define CMPXCHG_TYPE(t, ptr, old, new) \
4815 (cmpxchg((t *)(ptr), *(t *)(old), *(t *)(new)) == *(t *)(old))
4816
4817#ifdef CONFIG_X86_64
4818# define CMPXCHG64(ptr, old, new) CMPXCHG_TYPE(u64, ptr, old, new)
4819#else
4820# define CMPXCHG64(ptr, old, new) \
9749a6c0 4821 (cmpxchg64((u64 *)(ptr), *(u64 *)(old), *(u64 *)(new)) == *(u64 *)(old))
daea3e73
AK		 4822#endif
4823
0f65dd70
AK		 4824static int emulator_cmpxchg_emulated(struct x86_emulate_ctxt *ctxt,
4825 unsigned long addr,
bbd9b64e
CO		 4826 const void *old,
4827 const void *new,
4828 unsigned int bytes,
0f65dd70 4829 struct x86_exception *exception)
bbd9b64e 4830{
0f65dd70 4831 struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt);
daea3e73
AK		 4832 gpa_t gpa;
4833 struct page *page;
4834 char *kaddr;
4835 bool exchanged;
2bacc55c 4836
daea3e73
AK		 4837 /* guests cmpxchg8b have to be emulated atomically */
4838 if (bytes > 8 || (bytes & (bytes - 1)))
4839 goto emul_write;
10589a46 4840
daea3e73 4841 gpa = kvm_mmu_gva_to_gpa_write(vcpu, addr, NULL);
2bacc55c 4842
daea3e73
AK		 4843 if (gpa == UNMAPPED_GVA ||
4844 (gpa & PAGE_MASK) == APIC_DEFAULT_PHYS_BASE)
4845 goto emul_write;
2bacc55c 4846
daea3e73
AK		 4847 if (((gpa + bytes - 1) & PAGE_MASK) != (gpa & PAGE_MASK))
4848 goto emul_write;
72dc67a6 4849
54bf36aa 4850 page = kvm_vcpu_gfn_to_page(vcpu, gpa >> PAGE_SHIFT);
32cad84f 4851 if (is_error_page(page))
c19b8bd6 4852 goto emul_write;
72dc67a6 4853
8fd75e12 4854 kaddr = kmap_atomic(page);
daea3e73
AK		 4855 kaddr += offset_in_page(gpa);
4856 switch (bytes) {
4857 case 1:
4858 exchanged = CMPXCHG_TYPE(u8, kaddr, old, new);
4859 break;
4860 case 2:
4861 exchanged = CMPXCHG_TYPE(u16, kaddr, old, new);
4862 break;
4863 case 4:
4864 exchanged = CMPXCHG_TYPE(u32, kaddr, old, new);
4865 break;
4866 case 8:
4867 exchanged = CMPXCHG64(kaddr, old, new);
4868 break;
4869 default:
4870 BUG();
2bacc55c 4871 }
8fd75e12 4872 kunmap_atomic(kaddr);
daea3e73
AK		 4873 kvm_release_page_dirty(page);
4874
4875 if (!exchanged)
4876 return X86EMUL_CMPXCHG_FAILED;
4877
54bf36aa 4878 kvm_vcpu_mark_page_dirty(vcpu, gpa >> PAGE_SHIFT);
0eb05bf2 4879 kvm_page_track_write(vcpu, gpa, new, bytes);
8f6abd06
GN		 4880
4881 return X86EMUL_CONTINUE;
4a5f48f6 4882
3200f405 4883emul_write:
daea3e73 4884 printk_once(KERN_WARNING "kvm: emulating exchange as write\n");
2bacc55c 4885
0f65dd70 4886 return emulator_write_emulated(ctxt, addr, new, bytes, exception);
bbd9b64e
CO		 4887}
4888
cf8f70bf
GN		 4889static int kernel_pio(struct kvm_vcpu *vcpu, void *pd)
4890{
cbfc6c91 4891 int r = 0, i;
cf8f70bf 4892
cbfc6c91
WL		 4893 for (i = 0; i < vcpu->arch.pio.count; i++) {
4894 if (vcpu->arch.pio.in)
4895 r = kvm_io_bus_read(vcpu, KVM_PIO_BUS, vcpu->arch.pio.port,
4896 vcpu->arch.pio.size, pd);
4897 else
4898 r = kvm_io_bus_write(vcpu, KVM_PIO_BUS,
4899 vcpu->arch.pio.port, vcpu->arch.pio.size,
4900 pd);
4901 if (r)
4902 break;
4903 pd += vcpu->arch.pio.size;
4904 }
cf8f70bf
GN		 4905 return r;
4906}
4907
6f6fbe98
XG		 4908static int emulator_pio_in_out(struct kvm_vcpu *vcpu, int size,
4909 unsigned short port, void *val,
4910 unsigned int count, bool in)
cf8f70bf 4911{
cf8f70bf 4912 vcpu->arch.pio.port = port;
6f6fbe98 4913 vcpu->arch.pio.in = in;
7972995b 4914 vcpu->arch.pio.count = count;
cf8f70bf
GN		 4915 vcpu->arch.pio.size = size;
4916
4917 if (!kernel_pio(vcpu, vcpu->arch.pio_data)) {
7972995b 4918 vcpu->arch.pio.count = 0;
cf8f70bf
GN		 4919 return 1;
4920 }
4921
4922 vcpu->run->exit_reason = KVM_EXIT_IO;
6f6fbe98 4923 vcpu->run->io.direction = in ? KVM_EXIT_IO_IN : KVM_EXIT_IO_OUT;
cf8f70bf
GN		 4924 vcpu->run->io.size = size;
4925 vcpu->run->io.data_offset = KVM_PIO_PAGE_OFFSET * PAGE_SIZE;
4926 vcpu->run->io.count = count;
4927 vcpu->run->io.port = port;
4928
4929 return 0;
4930}
4931
6f6fbe98
XG		 4932static int emulator_pio_in_emulated(struct x86_emulate_ctxt *ctxt,
4933 int size, unsigned short port, void *val,
4934 unsigned int count)
cf8f70bf 4935{
ca1d4a9e 4936 struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt);
6f6fbe98 4937 int ret;
ca1d4a9e 4938
6f6fbe98
XG		 4939 if (vcpu->arch.pio.count)
4940 goto data_avail;
cf8f70bf 4941
cbfc6c91
WL		 4942 memset(vcpu->arch.pio_data, 0, size * count);
4943
6f6fbe98
XG		 4944 ret = emulator_pio_in_out(vcpu, size, port, val, count, true);
4945 if (ret) {
4946data_avail:
4947 memcpy(val, vcpu->arch.pio_data, size * count);
1171903d 4948 trace_kvm_pio(KVM_PIO_IN, port, size, count, vcpu->arch.pio_data);
7972995b 4949 vcpu->arch.pio.count = 0;
cf8f70bf
GN		 4950 return 1;
4951 }
4952
cf8f70bf
GN		 4953 return 0;
4954}
4955
6f6fbe98
XG		 4956static int emulator_pio_out_emulated(struct x86_emulate_ctxt *ctxt,
4957 int size, unsigned short port,
4958 const void *val, unsigned int count)
4959{
4960 struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt);
4961
4962 memcpy(vcpu->arch.pio_data, val, size * count);
1171903d 4963 trace_kvm_pio(KVM_PIO_OUT, port, size, count, vcpu->arch.pio_data);
6f6fbe98
XG		 4964 return emulator_pio_in_out(vcpu, size, port, (void *)val, count, false);
4965}
4966
bbd9b64e
CO		 4967static unsigned long get_segment_base(struct kvm_vcpu *vcpu, int seg)
4968{
4969 return kvm_x86_ops->get_segment_base(vcpu, seg);
4970}
4971
3cb16fe7 4972static void emulator_invlpg(struct x86_emulate_ctxt *ctxt, ulong address)
bbd9b64e 4973{
3cb16fe7 4974 kvm_mmu_invlpg(emul_to_vcpu(ctxt), address);
bbd9b64e
CO		 4975}
4976
ae6a2375 4977static int kvm_emulate_wbinvd_noskip(struct kvm_vcpu *vcpu)
f5f48ee1
SY		 4978{
4979 if (!need_emulate_wbinvd(vcpu))
4980 return X86EMUL_CONTINUE;
4981
4982 if (kvm_x86_ops->has_wbinvd_exit()) {
2eec7343
JK		 4983 int cpu = get_cpu();
4984
4985 cpumask_set_cpu(cpu, vcpu->arch.wbinvd_dirty_mask);
f5f48ee1
SY		 4986 smp_call_function_many(vcpu->arch.wbinvd_dirty_mask,
4987 wbinvd_ipi, NULL, 1);
2eec7343 4988 put_cpu();
f5f48ee1 4989 cpumask_clear(vcpu->arch.wbinvd_dirty_mask);
2eec7343
JK		 4990 } else
4991 wbinvd();
f5f48ee1
SY		 4992 return X86EMUL_CONTINUE;
4993}
5cb56059
JS		 4994
4995int kvm_emulate_wbinvd(struct kvm_vcpu *vcpu)
4996{
6affcbed
KH		 4997 kvm_emulate_wbinvd_noskip(vcpu);
4998 return kvm_skip_emulated_instruction(vcpu);
5cb56059 4999}
f5f48ee1
SY		 5000EXPORT_SYMBOL_GPL(kvm_emulate_wbinvd);
5001
5cb56059
JS		 5002
5003
bcaf5cc5
AK		 5004static void emulator_wbinvd(struct x86_emulate_ctxt *ctxt)
5005{
5cb56059 5006 kvm_emulate_wbinvd_noskip(emul_to_vcpu(ctxt));
bcaf5cc5
AK		 5007}
5008
52eb5a6d
XL		 5009static int emulator_get_dr(struct x86_emulate_ctxt *ctxt, int dr,
5010 unsigned long *dest)
bbd9b64e 5011{
16f8a6f9 5012 return kvm_get_dr(emul_to_vcpu(ctxt), dr, dest);
bbd9b64e
CO		 5013}
5014
52eb5a6d
XL		 5015static int emulator_set_dr(struct x86_emulate_ctxt *ctxt, int dr,
5016 unsigned long value)
bbd9b64e 5017{
338dbc97 5018
717746e3 5019 return __kvm_set_dr(emul_to_vcpu(ctxt), dr, value);
bbd9b64e
CO		 5020}
5021
52a46617 5022static u64 mk_cr_64(u64 curr_cr, u32 new_val)
5fdbf976 5023{
52a46617 5024 return (curr_cr & ~((1ULL << 32) - 1)) | new_val;
5fdbf976
MT		 5025}
5026
717746e3 5027static unsigned long emulator_get_cr(struct x86_emulate_ctxt *ctxt, int cr)
bbd9b64e 5028{
717746e3 5029 struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt);
52a46617
GN		 5030 unsigned long value;
5031
5032 switch (cr) {
5033 case 0:
5034 value = kvm_read_cr0(vcpu);
5035 break;
5036 case 2:
5037 value = vcpu->arch.cr2;
5038 break;
5039 case 3:
9f8fe504 5040 value = kvm_read_cr3(vcpu);
52a46617
GN		 5041 break;
5042 case 4:
5043 value = kvm_read_cr4(vcpu);
5044 break;
5045 case 8:
5046 value = kvm_get_cr8(vcpu);
5047 break;
5048 default:
a737f256 5049 kvm_err("%s: unexpected cr %u\n", __func__, cr);
52a46617
GN		 5050 return 0;
5051 }
5052
5053 return value;
5054}
5055
717746e3 5056static int emulator_set_cr(struct x86_emulate_ctxt *ctxt, int cr, ulong val)
52a46617 5057{
717746e3 5058 struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt);
0f12244f
GN		 5059 int res = 0;
5060
52a46617
GN		 5061 switch (cr) {
5062 case 0:
49a9b07e 5063 res = kvm_set_cr0(vcpu, mk_cr_64(kvm_read_cr0(vcpu), val));
52a46617
GN		 5064 break;
5065 case 2:
5066 vcpu->arch.cr2 = val;
5067 break;
5068 case 3:
2390218b 5069 res = kvm_set_cr3(vcpu, val);
52a46617
GN		 5070 break;
5071 case 4:
a83b29c6 5072 res = kvm_set_cr4(vcpu, mk_cr_64(kvm_read_cr4(vcpu), val));
52a46617
GN		 5073 break;
5074 case 8:
eea1cff9 5075 res = kvm_set_cr8(vcpu, val);
52a46617
GN		 5076 break;
5077 default:
a737f256 5078 kvm_err("%s: unexpected cr %u\n", __func__, cr);
0f12244f 5079 res = -1;
52a46617 5080 }
0f12244f
GN		 5081
5082 return res;
52a46617
GN		 5083}
5084
717746e3 5085static int emulator_get_cpl(struct x86_emulate_ctxt *ctxt)
9c537244 5086{
717746e3 5087 return kvm_x86_ops->get_cpl(emul_to_vcpu(ctxt));
9c537244
GN		 5088}
5089
4bff1e86 5090static void emulator_get_gdt(struct x86_emulate_ctxt *ctxt, struct desc_ptr *dt)
2dafc6c2 5091{
4bff1e86 5092 kvm_x86_ops->get_gdt(emul_to_vcpu(ctxt), dt);
2dafc6c2
GN		 5093}
5094
4bff1e86 5095static void emulator_get_idt(struct x86_emulate_ctxt *ctxt, struct desc_ptr *dt)
160ce1f1 5096{
4bff1e86 5097 kvm_x86_ops->get_idt(emul_to_vcpu(ctxt), dt);
160ce1f1
MG		 5098}
5099
1ac9d0cf
AK		 5100static void emulator_set_gdt(struct x86_emulate_ctxt *ctxt, struct desc_ptr *dt)
5101{
5102 kvm_x86_ops->set_gdt(emul_to_vcpu(ctxt), dt);
5103}
5104
5105static void emulator_set_idt(struct x86_emulate_ctxt *ctxt, struct desc_ptr *dt)
5106{
5107 kvm_x86_ops->set_idt(emul_to_vcpu(ctxt), dt);
5108}
5109
4bff1e86
AK		 5110static unsigned long emulator_get_cached_segment_base(
5111 struct x86_emulate_ctxt *ctxt, int seg)
5951c442 5112{
4bff1e86 5113 return get_segment_base(emul_to_vcpu(ctxt), seg);
5951c442
GN		 5114}
5115
1aa36616
AK		 5116static bool emulator_get_segment(struct x86_emulate_ctxt *ctxt, u16 *selector,
5117 struct desc_struct *desc, u32 *base3,
5118 int seg)
2dafc6c2
GN		 5119{
5120 struct kvm_segment var;
5121
4bff1e86 5122 kvm_get_segment(emul_to_vcpu(ctxt), &var, seg);
1aa36616 5123 *selector = var.selector;
2dafc6c2 5124
378a8b09
GN		 5125 if (var.unusable) {
5126 memset(desc, 0, sizeof(*desc));
f0367ee1
RK		 5127 if (base3)
5128 *base3 = 0;
2dafc6c2 5129 return false;
378a8b09 5130 }
2dafc6c2
GN		 5131
5132 if (var.g)
5133 var.limit >>= 12;
5134 set_desc_limit(desc, var.limit);
5135 set_desc_base(desc, (unsigned long)var.base);
5601d05b
GN		 5136#ifdef CONFIG_X86_64
5137 if (base3)
5138 *base3 = var.base >> 32;
5139#endif
2dafc6c2
GN		 5140 desc->type = var.type;
5141 desc->s = var.s;
5142 desc->dpl = var.dpl;
5143 desc->p = var.present;
5144 desc->avl = var.avl;
5145 desc->l = var.l;
5146 desc->d = var.db;
5147 desc->g = var.g;
5148
5149 return true;
5150}
5151
1aa36616
AK		 5152static void emulator_set_segment(struct x86_emulate_ctxt *ctxt, u16 selector,
5153 struct desc_struct *desc, u32 base3,
5154 int seg)
2dafc6c2 5155{
4bff1e86 5156 struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt);
2dafc6c2
GN		 5157 struct kvm_segment var;
5158
1aa36616 5159 var.selector = selector;
2dafc6c2 5160 var.base = get_desc_base(desc);
5601d05b
GN		 5161#ifdef CONFIG_X86_64
5162 var.base |= ((u64)base3) << 32;
5163#endif
2dafc6c2
GN		 5164 var.limit = get_desc_limit(desc);
5165 if (desc->g)
5166 var.limit = (var.limit << 12) | 0xfff;
5167 var.type = desc->type;
2dafc6c2
GN		 5168 var.dpl = desc->dpl;
5169 var.db = desc->d;
5170 var.s = desc->s;
5171 var.l = desc->l;
5172 var.g = desc->g;
5173 var.avl = desc->avl;
5174 var.present = desc->p;
5175 var.unusable = !var.present;
5176 var.padding = 0;
5177
5178 kvm_set_segment(vcpu, &var, seg);
5179 return;
5180}
5181
717746e3
AK		 5182static int emulator_get_msr(struct x86_emulate_ctxt *ctxt,
5183 u32 msr_index, u64 *pdata)
5184{
609e36d3
PB		 5185 struct msr_data msr;
5186 int r;
5187
5188 msr.index = msr_index;
5189 msr.host_initiated = false;
5190 r = kvm_get_msr(emul_to_vcpu(ctxt), &msr);
5191 if (r)
5192 return r;
5193
5194 *pdata = msr.data;
5195 return 0;
717746e3
AK		 5196}
5197
5198static int emulator_set_msr(struct x86_emulate_ctxt *ctxt,
5199 u32 msr_index, u64 data)
5200{
8fe8ab46
WA		 5201 struct msr_data msr;
5202
5203 msr.data = data;
5204 msr.index = msr_index;
5205 msr.host_initiated = false;
5206 return kvm_set_msr(emul_to_vcpu(ctxt), &msr);
717746e3
AK		 5207}
5208
64d60670
PB		 5209static u64 emulator_get_smbase(struct x86_emulate_ctxt *ctxt)
5210{
5211 struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt);
5212
5213 return vcpu->arch.smbase;
5214}
5215
5216static void emulator_set_smbase(struct x86_emulate_ctxt *ctxt, u64 smbase)
5217{
5218 struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt);
5219
5220 vcpu->arch.smbase = smbase;
5221}
5222
67f4d428
NA		 5223static int emulator_check_pmc(struct x86_emulate_ctxt *ctxt,
5224 u32 pmc)
5225{
c6702c9d 5226 return kvm_pmu_is_valid_msr_idx(emul_to_vcpu(ctxt), pmc);
67f4d428
NA		 5227}
5228
222d21aa
AK		 5229static int emulator_read_pmc(struct x86_emulate_ctxt *ctxt,
5230 u32 pmc, u64 *pdata)
5231{
c6702c9d 5232 return kvm_pmu_rdpmc(emul_to_vcpu(ctxt), pmc, pdata);
222d21aa
AK		 5233}
5234
6c3287f7
AK		 5235static void emulator_halt(struct x86_emulate_ctxt *ctxt)
5236{
5237 emul_to_vcpu(ctxt)->arch.halt_request = 1;
5238}
5239
5037f6f3
AK		 5240static void emulator_get_fpu(struct x86_emulate_ctxt *ctxt)
5241{
5242 preempt_disable();
5197b808 5243 kvm_load_guest_fpu(emul_to_vcpu(ctxt));
5037f6f3
AK		 5244}
5245
5246static void emulator_put_fpu(struct x86_emulate_ctxt *ctxt)
5247{
5248 preempt_enable();
5249}
5250
2953538e 5251static int emulator_intercept(struct x86_emulate_ctxt *ctxt,
8a76d7f2 5252 struct x86_instruction_info *info,
c4f035c6
AK		 5253 enum x86_intercept_stage stage)
5254{
2953538e 5255 return kvm_x86_ops->check_intercept(emul_to_vcpu(ctxt), info, stage);
c4f035c6
AK		 5256}
5257
e911eb3b
YZ		 5258static bool emulator_get_cpuid(struct x86_emulate_ctxt *ctxt,
5259 u32 *eax, u32 *ebx, u32 *ecx, u32 *edx, bool check_limit)
bdb42f5a 5260{
e911eb3b 5261 return kvm_cpuid(emul_to_vcpu(ctxt), eax, ebx, ecx, edx, check_limit);
bdb42f5a
SB		 5262}
5263
dd856efa
AK		 5264static ulong emulator_read_gpr(struct x86_emulate_ctxt *ctxt, unsigned reg)
5265{
5266 return kvm_register_read(emul_to_vcpu(ctxt), reg);
5267}
5268
5269static void emulator_write_gpr(struct x86_emulate_ctxt *ctxt, unsigned reg, ulong val)
5270{
5271 kvm_register_write(emul_to_vcpu(ctxt), reg, val);
5272}
5273
801806d9
NA		 5274static void emulator_set_nmi_mask(struct x86_emulate_ctxt *ctxt, bool masked)
5275{
5276 kvm_x86_ops->set_nmi_mask(emul_to_vcpu(ctxt), masked);
5277}
5278
6ed071f0
LP		 5279static unsigned emulator_get_hflags(struct x86_emulate_ctxt *ctxt)
5280{
5281 return emul_to_vcpu(ctxt)->arch.hflags;
5282}
5283
5284static void emulator_set_hflags(struct x86_emulate_ctxt *ctxt, unsigned emul_flags)
5285{
5286 kvm_set_hflags(emul_to_vcpu(ctxt), emul_flags);
5287}
5288
0234bf88
LP		 5289static int emulator_pre_leave_smm(struct x86_emulate_ctxt *ctxt, u64 smbase)
5290{
5291 return kvm_x86_ops->pre_leave_smm(emul_to_vcpu(ctxt), smbase);
5292}
5293
0225fb50 5294static const struct x86_emulate_ops emulate_ops = {
dd856efa
AK		 5295 .read_gpr = emulator_read_gpr,
5296 .write_gpr = emulator_write_gpr,
1871c602 5297 .read_std = kvm_read_guest_virt_system,
2dafc6c2 5298 .write_std = kvm_write_guest_virt_system,
7a036a6f 5299 .read_phys = kvm_read_guest_phys_system,
1871c602 5300 .fetch = kvm_fetch_guest_virt,
bbd9b64e
CO		 5301 .read_emulated = emulator_read_emulated,
5302 .write_emulated = emulator_write_emulated,
5303 .cmpxchg_emulated = emulator_cmpxchg_emulated,
3cb16fe7 5304 .invlpg = emulator_invlpg,
cf8f70bf
GN		 5305 .pio_in_emulated = emulator_pio_in_emulated,
5306 .pio_out_emulated = emulator_pio_out_emulated,
1aa36616
AK		 5307 .get_segment = emulator_get_segment,
5308 .set_segment = emulator_set_segment,
5951c442 5309 .get_cached_segment_base = emulator_get_cached_segment_base,
2dafc6c2 5310 .get_gdt = emulator_get_gdt,
160ce1f1 5311 .get_idt = emulator_get_idt,
1ac9d0cf
AK		 5312 .set_gdt = emulator_set_gdt,
5313 .set_idt = emulator_set_idt,
52a46617
GN		 5314 .get_cr = emulator_get_cr,
5315 .set_cr = emulator_set_cr,
9c537244 5316 .cpl = emulator_get_cpl,
35aa5375
GN		 5317 .get_dr = emulator_get_dr,
5318 .set_dr = emulator_set_dr,
64d60670
PB		 5319 .get_smbase = emulator_get_smbase,
5320 .set_smbase = emulator_set_smbase,
717746e3
AK		 5321 .set_msr = emulator_set_msr,
5322 .get_msr = emulator_get_msr,
67f4d428 5323 .check_pmc = emulator_check_pmc,
222d21aa 5324 .read_pmc = emulator_read_pmc,
6c3287f7 5325 .halt = emulator_halt,
bcaf5cc5 5326 .wbinvd = emulator_wbinvd,
d6aa1000 5327 .fix_hypercall = emulator_fix_hypercall,
5037f6f3
AK		 5328 .get_fpu = emulator_get_fpu,
5329 .put_fpu = emulator_put_fpu,
c4f035c6 5330 .intercept = emulator_intercept,
bdb42f5a 5331 .get_cpuid = emulator_get_cpuid,
801806d9 5332 .set_nmi_mask = emulator_set_nmi_mask,
6ed071f0
LP		 5333 .get_hflags = emulator_get_hflags,
5334 .set_hflags = emulator_set_hflags,
0234bf88 5335 .pre_leave_smm = emulator_pre_leave_smm,
bbd9b64e
CO		 5336};
5337
95cb2295
GN		 5338static void toggle_interruptibility(struct kvm_vcpu *vcpu, u32 mask)
5339{
37ccdcbe 5340 u32 int_shadow = kvm_x86_ops->get_interrupt_shadow(vcpu);
95cb2295
GN		 5341 /*
5342 * an sti; sti; sequence only disable interrupts for the first
5343 * instruction. So, if the last instruction, be it emulated or
5344 * not, left the system with the INT_STI flag enabled, it
5345 * means that the last instruction is an sti. We should not
5346 * leave the flag on in this case. The same goes for mov ss
5347 */
37ccdcbe
PB		 5348 if (int_shadow & mask)
5349 mask = 0;
6addfc42 5350 if (unlikely(int_shadow || mask)) {
95cb2295 5351 kvm_x86_ops->set_interrupt_shadow(vcpu, mask);
6addfc42
PB		 5352 if (!mask)
5353 kvm_make_request(KVM_REQ_EVENT, vcpu);
5354 }
95cb2295
GN		 5355}
5356
ef54bcfe 5357static bool inject_emulated_exception(struct kvm_vcpu *vcpu)
54b8486f
GN		 5358{
5359 struct x86_emulate_ctxt *ctxt = &vcpu->arch.emulate_ctxt;
da9cb575 5360 if (ctxt->exception.vector == PF_VECTOR)
ef54bcfe
PB		 5361 return kvm_propagate_fault(vcpu, &ctxt->exception);
5362
5363 if (ctxt->exception.error_code_valid)
da9cb575
AK		 5364 kvm_queue_exception_e(vcpu, ctxt->exception.vector,
5365 ctxt->exception.error_code);
54b8486f 5366 else
da9cb575 5367 kvm_queue_exception(vcpu, ctxt->exception.vector);
ef54bcfe 5368 return false;
54b8486f
GN		 5369}
5370
8ec4722d
MG		 5371static void init_emulate_ctxt(struct kvm_vcpu *vcpu)
5372{
adf52235 5373 struct x86_emulate_ctxt *ctxt = &vcpu->arch.emulate_ctxt;
8ec4722d
MG		 5374 int cs_db, cs_l;
5375
8ec4722d
MG		 5376 kvm_x86_ops->get_cs_db_l_bits(vcpu, &cs_db, &cs_l);
5377
adf52235 5378 ctxt->eflags = kvm_get_rflags(vcpu);
c8401dda
PB		 5379 ctxt->tf = (ctxt->eflags & X86_EFLAGS_TF) != 0;
5380
adf52235
TY		 5381 ctxt->eip = kvm_rip_read(vcpu);
5382 ctxt->mode = (!is_protmode(vcpu)) ? X86EMUL_MODE_REAL :
5383 (ctxt->eflags & X86_EFLAGS_VM) ? X86EMUL_MODE_VM86 :
42bf549f 5384 (cs_l && is_long_mode(vcpu)) ? X86EMUL_MODE_PROT64 :
adf52235
TY		 5385 cs_db ? X86EMUL_MODE_PROT32 :
5386 X86EMUL_MODE_PROT16;
a584539b 5387 BUILD_BUG_ON(HF_GUEST_MASK != X86EMUL_GUEST_MASK);
64d60670
PB		 5388 BUILD_BUG_ON(HF_SMM_MASK != X86EMUL_SMM_MASK);
5389 BUILD_BUG_ON(HF_SMM_INSIDE_NMI_MASK != X86EMUL_SMM_INSIDE_NMI_MASK);
adf52235 5390
dd856efa 5391 init_decode_cache(ctxt);
7ae441ea 5392 vcpu->arch.emulate_regs_need_sync_from_vcpu = false;
8ec4722d
MG		 5393}
5394
71f9833b 5395int kvm_inject_realmode_interrupt(struct kvm_vcpu *vcpu, int irq, int inc_eip)
63995653 5396{
9d74191a 5397 struct x86_emulate_ctxt *ctxt = &vcpu->arch.emulate_ctxt;
63995653
MG		 5398 int ret;
5399
5400 init_emulate_ctxt(vcpu);
5401
9dac77fa
AK		 5402 ctxt->op_bytes = 2;
5403 ctxt->ad_bytes = 2;
5404 ctxt->_eip = ctxt->eip + inc_eip;
9d74191a 5405 ret = emulate_int_real(ctxt, irq);
63995653
MG		 5406
5407 if (ret != X86EMUL_CONTINUE)
5408 return EMULATE_FAIL;
5409
9dac77fa 5410 ctxt->eip = ctxt->_eip;
9d74191a
TY		 5411 kvm_rip_write(vcpu, ctxt->eip);
5412 kvm_set_rflags(vcpu, ctxt->eflags);
63995653
MG		 5413
5414 if (irq == NMI_VECTOR)
7460fb4a 5415 vcpu->arch.nmi_pending = 0;
63995653
MG		 5416 else
5417 vcpu->arch.interrupt.pending = false;
5418
5419 return EMULATE_DONE;
5420}
5421EXPORT_SYMBOL_GPL(kvm_inject_realmode_interrupt);
5422
6d77dbfc
GN		 5423static int handle_emulation_failure(struct kvm_vcpu *vcpu)
5424{
fc3a9157
JR		 5425 int r = EMULATE_DONE;
5426
6d77dbfc
GN		 5427 ++vcpu->stat.insn_emulation_fail;
5428 trace_kvm_emulate_insn_failed(vcpu);
a2b9e6c1 5429 if (!is_guest_mode(vcpu) && kvm_x86_ops->get_cpl(vcpu) == 0) {
fc3a9157
JR		 5430 vcpu->run->exit_reason = KVM_EXIT_INTERNAL_ERROR;
5431 vcpu->run->internal.suberror = KVM_INTERNAL_ERROR_EMULATION;
5432 vcpu->run->internal.ndata = 0;
5433 r = EMULATE_FAIL;
5434 }
6d77dbfc 5435 kvm_queue_exception(vcpu, UD_VECTOR);
fc3a9157
JR		 5436
5437 return r;
6d77dbfc
GN		 5438}
5439
93c05d3e 5440static bool reexecute_instruction(struct kvm_vcpu *vcpu, gva_t cr2,
991eebf9
GN		 5441 bool write_fault_to_shadow_pgtable,
5442 int emulation_type)
a6f177ef 5443{
95b3cf69 5444 gpa_t gpa = cr2;
ba049e93 5445 kvm_pfn_t pfn;
a6f177ef 5446
991eebf9
GN		 5447 if (emulation_type & EMULTYPE_NO_REEXECUTE)
5448 return false;
5449
95b3cf69
XG		 5450 if (!vcpu->arch.mmu.direct_map) {
5451 /*
5452 * Write permission should be allowed since only
5453 * write access need to be emulated.
5454 */
5455 gpa = kvm_mmu_gva_to_gpa_write(vcpu, cr2, NULL);
a6f177ef 5456
95b3cf69
XG		 5457 /*
5458 * If the mapping is invalid in guest, let cpu retry
5459 * it to generate fault.
5460 */
5461 if (gpa == UNMAPPED_GVA)
5462 return true;
5463 }
a6f177ef 5464
8e3d9d06
XG		 5465 /*
5466 * Do not retry the unhandleable instruction if it faults on the
5467 * readonly host memory, otherwise it will goto a infinite loop:
5468 * retry instruction -> write #PF -> emulation fail -> retry
5469 * instruction -> ...
5470 */
5471 pfn = gfn_to_pfn(vcpu->kvm, gpa_to_gfn(gpa));
95b3cf69
XG		 5472
5473 /*
5474 * If the instruction failed on the error pfn, it can not be fixed,
5475 * report the error to userspace.
5476 */
5477 if (is_error_noslot_pfn(pfn))
5478 return false;
5479
5480 kvm_release_pfn_clean(pfn);
5481
5482 /* The instructions are well-emulated on direct mmu. */
5483 if (vcpu->arch.mmu.direct_map) {
5484 unsigned int indirect_shadow_pages;
5485
5486 spin_lock(&vcpu->kvm->mmu_lock);
5487 indirect_shadow_pages = vcpu->kvm->arch.indirect_shadow_pages;
5488 spin_unlock(&vcpu->kvm->mmu_lock);
5489
5490 if (indirect_shadow_pages)
5491 kvm_mmu_unprotect_page(vcpu->kvm, gpa_to_gfn(gpa));
5492
a6f177ef 5493 return true;
8e3d9d06 5494 }
a6f177ef 5495
95b3cf69
XG		 5496 /*
5497 * if emulation was due to access to shadowed page table
5498 * and it failed try to unshadow page and re-enter the
5499 * guest to let CPU execute the instruction.
5500 */
5501 kvm_mmu_unprotect_page(vcpu->kvm, gpa_to_gfn(gpa));
93c05d3e
XG		 5502
5503 /*
5504 * If the access faults on its page table, it can not
5505 * be fixed by unprotecting shadow page and it should
5506 * be reported to userspace.
5507 */
5508 return !write_fault_to_shadow_pgtable;
a6f177ef
GN		 5509}
5510
1cb3f3ae
XG		 5511static bool retry_instruction(struct x86_emulate_ctxt *ctxt,
5512 unsigned long cr2, int emulation_type)
5513{
5514 struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt);
5515 unsigned long last_retry_eip, last_retry_addr, gpa = cr2;
5516
5517 last_retry_eip = vcpu->arch.last_retry_eip;
5518 last_retry_addr = vcpu->arch.last_retry_addr;
5519
5520 /*
5521 * If the emulation is caused by #PF and it is non-page_table
5522 * writing instruction, it means the VM-EXIT is caused by shadow
5523 * page protected, we can zap the shadow page and retry this
5524 * instruction directly.
5525 *
5526 * Note: if the guest uses a non-page-table modifying instruction
5527 * on the PDE that points to the instruction, then we will unmap
5528 * the instruction and go to an infinite loop. So, we cache the
5529 * last retried eip and the last fault address, if we meet the eip
5530 * and the address again, we can break out of the potential infinite
5531 * loop.
5532 */
5533 vcpu->arch.last_retry_eip = vcpu->arch.last_retry_addr = 0;
5534
5535 if (!(emulation_type & EMULTYPE_RETRY))
5536 return false;
5537
5538 if (x86_page_table_writing_insn(ctxt))
5539 return false;
5540
5541 if (ctxt->eip == last_retry_eip && last_retry_addr == cr2)
5542 return false;
5543
5544 vcpu->arch.last_retry_eip = ctxt->eip;
5545 vcpu->arch.last_retry_addr = cr2;
5546
5547 if (!vcpu->arch.mmu.direct_map)
5548 gpa = kvm_mmu_gva_to_gpa_write(vcpu, cr2, NULL);
5549
22368028 5550 kvm_mmu_unprotect_page(vcpu->kvm, gpa_to_gfn(gpa));
1cb3f3ae
XG		 5551
5552 return true;
5553}
5554
716d51ab
GN		 5555static int complete_emulated_mmio(struct kvm_vcpu *vcpu);
5556static int complete_emulated_pio(struct kvm_vcpu *vcpu);
5557
64d60670 5558static void kvm_smm_changed(struct kvm_vcpu *vcpu)
a584539b 5559{
64d60670 5560 if (!(vcpu->arch.hflags & HF_SMM_MASK)) {
660a5d51
PB		 5561 /* This is a good place to trace that we are exiting SMM. */
5562 trace_kvm_enter_smm(vcpu->vcpu_id, vcpu->arch.smbase, false);
5563
c43203ca
PB		 5564 /* Process a latched INIT or SMI, if any. */
5565 kvm_make_request(KVM_REQ_EVENT, vcpu);
64d60670 5566 }
699023e2
PB		 5567
5568 kvm_mmu_reset_context(vcpu);
64d60670
PB		 5569}
5570
5571static void kvm_set_hflags(struct kvm_vcpu *vcpu, unsigned emul_flags)
5572{
5573 unsigned changed = vcpu->arch.hflags ^ emul_flags;
5574
a584539b 5575 vcpu->arch.hflags = emul_flags;
64d60670
PB		 5576
5577 if (changed & HF_SMM_MASK)
5578 kvm_smm_changed(vcpu);
a584539b
PB		 5579}
5580
4a1e10d5
PB		 5581static int kvm_vcpu_check_hw_bp(unsigned long addr, u32 type, u32 dr7,
5582 unsigned long *db)
5583{
5584 u32 dr6 = 0;
5585 int i;
5586 u32 enable, rwlen;
5587
5588 enable = dr7;
5589 rwlen = dr7 >> 16;
5590 for (i = 0; i < 4; i++, enable >>= 2, rwlen >>= 4)
5591 if ((enable & 3) && (rwlen & 15) == type && db[i] == addr)
5592 dr6 |= (1 << i);
5593 return dr6;
5594}
5595
c8401dda 5596static void kvm_vcpu_do_singlestep(struct kvm_vcpu *vcpu, int *r)
663f4c61
PB		 5597{
5598 struct kvm_run *kvm_run = vcpu->run;
5599
c8401dda
PB		 5600 if (vcpu->guest_debug & KVM_GUESTDBG_SINGLESTEP) {
5601 kvm_run->debug.arch.dr6 = DR6_BS | DR6_FIXED_1 | DR6_RTM;
5602 kvm_run->debug.arch.pc = vcpu->arch.singlestep_rip;
5603 kvm_run->debug.arch.exception = DB_VECTOR;
5604 kvm_run->exit_reason = KVM_EXIT_DEBUG;
5605 *r = EMULATE_USER_EXIT;
5606 } else {
5607 /*
5608 * "Certain debug exceptions may clear bit 0-3. The
5609 * remaining contents of the DR6 register are never
5610 * cleared by the processor".
5611 */
5612 vcpu->arch.dr6 &= ~15;
5613 vcpu->arch.dr6 |= DR6_BS | DR6_RTM;
5614 kvm_queue_exception(vcpu, DB_VECTOR);
663f4c61
PB		 5615 }
5616}
5617
6affcbed
KH		 5618int kvm_skip_emulated_instruction(struct kvm_vcpu *vcpu)
5619{
5620 unsigned long rflags = kvm_x86_ops->get_rflags(vcpu);
5621 int r = EMULATE_DONE;
5622
5623 kvm_x86_ops->skip_emulated_instruction(vcpu);
c8401dda
PB		 5624
5625 /*
5626 * rflags is the old, "raw" value of the flags. The new value has
5627 * not been saved yet.
5628 *
5629 * This is correct even for TF set by the guest, because "the
5630 * processor will not generate this exception after the instruction
5631 * that sets the TF flag".
5632 */
5633 if (unlikely(rflags & X86_EFLAGS_TF))
5634 kvm_vcpu_do_singlestep(vcpu, &r);
6affcbed
KH		 5635 return r == EMULATE_DONE;
5636}
5637EXPORT_SYMBOL_GPL(kvm_skip_emulated_instruction);
5638
4a1e10d5
PB		 5639static bool kvm_vcpu_check_breakpoint(struct kvm_vcpu *vcpu, int *r)
5640{
4a1e10d5
PB		 5641 if (unlikely(vcpu->guest_debug & KVM_GUESTDBG_USE_HW_BP) &&
5642 (vcpu->arch.guest_debug_dr7 & DR7_BP_EN_MASK)) {
82b32774
NA		 5643 struct kvm_run *kvm_run = vcpu->run;
5644 unsigned long eip = kvm_get_linear_rip(vcpu);
5645 u32 dr6 = kvm_vcpu_check_hw_bp(eip, 0,
4a1e10d5
PB		 5646 vcpu->arch.guest_debug_dr7,
5647 vcpu->arch.eff_db);
5648
5649 if (dr6 != 0) {
6f43ed01 5650 kvm_run->debug.arch.dr6 = dr6 | DR6_FIXED_1 | DR6_RTM;
82b32774 5651 kvm_run->debug.arch.pc = eip;
4a1e10d5
PB		 5652 kvm_run->debug.arch.exception = DB_VECTOR;
5653 kvm_run->exit_reason = KVM_EXIT_DEBUG;
5654 *r = EMULATE_USER_EXIT;
5655 return true;
5656 }
5657 }
5658
4161a569
NA		 5659 if (unlikely(vcpu->arch.dr7 & DR7_BP_EN_MASK) &&
5660 !(kvm_get_rflags(vcpu) & X86_EFLAGS_RF)) {
82b32774
NA		 5661 unsigned long eip = kvm_get_linear_rip(vcpu);
5662 u32 dr6 = kvm_vcpu_check_hw_bp(eip, 0,
4a1e10d5
PB		 5663 vcpu->arch.dr7,
5664 vcpu->arch.db);
5665
5666 if (dr6 != 0) {
5667 vcpu->arch.dr6 &= ~15;
6f43ed01 5668 vcpu->arch.dr6 |= dr6 | DR6_RTM;
4a1e10d5
PB		 5669 kvm_queue_exception(vcpu, DB_VECTOR);
5670 *r = EMULATE_DONE;
5671 return true;
5672 }
5673 }
5674
5675 return false;
5676}
5677
51d8b661
AP		 5678int x86_emulate_instruction(struct kvm_vcpu *vcpu,
5679 unsigned long cr2,
dc25e89e
AP		 5680 int emulation_type,
5681 void *insn,
5682 int insn_len)
bbd9b64e 5683{
95cb2295 5684 int r;
9d74191a 5685 struct x86_emulate_ctxt *ctxt = &vcpu->arch.emulate_ctxt;
7ae441ea 5686 bool writeback = true;
93c05d3e 5687 bool write_fault_to_spt = vcpu->arch.write_fault_to_shadow_pgtable;
bbd9b64e 5688
93c05d3e
XG		 5689 /*
5690 * Clear write_fault_to_shadow_pgtable here to ensure it is
5691 * never reused.
5692 */
5693 vcpu->arch.write_fault_to_shadow_pgtable = false;
26eef70c 5694 kvm_clear_exception_queue(vcpu);
8d7d8102 5695
571008da 5696 if (!(emulation_type & EMULTYPE_NO_DECODE)) {
8ec4722d 5697 init_emulate_ctxt(vcpu);
4a1e10d5
PB		 5698
5699 /*
5700 * We will reenter on the same instruction since
5701 * we do not set complete_userspace_io. This does not
5702 * handle watchpoints yet, those would be handled in
5703 * the emulate_ops.
5704 */
5705 if (kvm_vcpu_check_breakpoint(vcpu, &r))
5706 return r;
5707
9d74191a
TY		 5708 ctxt->interruptibility = 0;
5709 ctxt->have_exception = false;
e0ad0b47 5710 ctxt->exception.vector = -1;
9d74191a 5711 ctxt->perm_ok = false;
bbd9b64e 5712
b51e974f 5713 ctxt->ud = emulation_type & EMULTYPE_TRAP_UD;
4005996e 5714
9d74191a 5715 r = x86_decode_insn(ctxt, insn, insn_len);
bbd9b64e 5716
e46479f8 5717 trace_kvm_emulate_insn_start(vcpu);
f2b5756b 5718 ++vcpu->stat.insn_emulation;
1d2887e2 5719 if (r != EMULATION_OK) {
4005996e
AK		 5720 if (emulation_type & EMULTYPE_TRAP_UD)
5721 return EMULATE_FAIL;
991eebf9
GN		 5722 if (reexecute_instruction(vcpu, cr2, write_fault_to_spt,
5723 emulation_type))
bbd9b64e 5724 return EMULATE_DONE;
6d77dbfc
GN		 5725 if (emulation_type & EMULTYPE_SKIP)
5726 return EMULATE_FAIL;
5727 return handle_emulation_failure(vcpu);
bbd9b64e
CO		 5728 }
5729 }
5730
ba8afb6b 5731 if (emulation_type & EMULTYPE_SKIP) {
9dac77fa 5732 kvm_rip_write(vcpu, ctxt->_eip);
bb663c7a
NA		 5733 if (ctxt->eflags & X86_EFLAGS_RF)
5734 kvm_set_rflags(vcpu, ctxt->eflags & ~X86_EFLAGS_RF);
ba8afb6b
GN		 5735 return EMULATE_DONE;
5736 }
5737
1cb3f3ae
XG		 5738 if (retry_instruction(ctxt, cr2, emulation_type))
5739 return EMULATE_DONE;
5740
7ae441ea 5741 /* this is needed for vmware backdoor interface to work since it
4d2179e1 5742 changes registers values during IO operation */
7ae441ea
GN		 5743 if (vcpu->arch.emulate_regs_need_sync_from_vcpu) {
5744 vcpu->arch.emulate_regs_need_sync_from_vcpu = false;
dd856efa 5745 emulator_invalidate_register_cache(ctxt);
7ae441ea 5746 }
4d2179e1 5747
5cd21917 5748restart:
0f89b207
TL		 5749 /* Save the faulting GPA (cr2) in the address field */
5750 ctxt->exception.address = cr2;
5751
9d74191a 5752 r = x86_emulate_insn(ctxt);
bbd9b64e 5753
775fde86
JR		 5754 if (r == EMULATION_INTERCEPTED)
5755 return EMULATE_DONE;
5756
d2ddd1c4 5757 if (r == EMULATION_FAILED) {
991eebf9
GN		 5758 if (reexecute_instruction(vcpu, cr2, write_fault_to_spt,
5759 emulation_type))
c3cd7ffa
GN		 5760 return EMULATE_DONE;
5761
6d77dbfc 5762 return handle_emulation_failure(vcpu);
bbd9b64e
CO		 5763 }
5764
9d74191a 5765 if (ctxt->have_exception) {
d2ddd1c4 5766 r = EMULATE_DONE;
ef54bcfe
PB		 5767 if (inject_emulated_exception(vcpu))
5768 return r;
d2ddd1c4 5769 } else if (vcpu->arch.pio.count) {
0912c977
PB		 5770 if (!vcpu->arch.pio.in) {
5771 /* FIXME: return into emulator if single-stepping. */
3457e419 5772 vcpu->arch.pio.count = 0;
0912c977 5773 } else {
7ae441ea 5774 writeback = false;
716d51ab
GN		 5775 vcpu->arch.complete_userspace_io = complete_emulated_pio;
5776 }
ac0a48c3 5777 r = EMULATE_USER_EXIT;
7ae441ea
GN		 5778 } else if (vcpu->mmio_needed) {
5779 if (!vcpu->mmio_is_write)
5780 writeback = false;
ac0a48c3 5781 r = EMULATE_USER_EXIT;
716d51ab 5782 vcpu->arch.complete_userspace_io = complete_emulated_mmio;
7ae441ea 5783 } else if (r == EMULATION_RESTART)
5cd21917 5784 goto restart;
d2ddd1c4
GN		 5785 else
5786 r = EMULATE_DONE;
f850e2e6 5787
7ae441ea 5788 if (writeback) {
6addfc42 5789 unsigned long rflags = kvm_x86_ops->get_rflags(vcpu);
9d74191a 5790 toggle_interruptibility(vcpu, ctxt->interruptibility);
7ae441ea 5791 vcpu->arch.emulate_regs_need_sync_to_vcpu = false;
9d74191a 5792 kvm_rip_write(vcpu, ctxt->eip);
c8401dda
PB		 5793 if (r == EMULATE_DONE &&
5794 (ctxt->tf || (vcpu->guest_debug & KVM_GUESTDBG_SINGLESTEP)))
5795 kvm_vcpu_do_singlestep(vcpu, &r);
38827dbd
NA		 5796 if (!ctxt->have_exception ||
5797 exception_type(ctxt->exception.vector) == EXCPT_TRAP)
5798 __kvm_set_rflags(vcpu, ctxt->eflags);
6addfc42
PB		 5799
5800 /*
5801 * For STI, interrupts are shadowed; so KVM_REQ_EVENT will
5802 * do nothing, and it will be requested again as soon as
5803 * the shadow expires. But we still need to check here,
5804 * because POPF has no interrupt shadow.
5805 */
5806 if (unlikely((ctxt->eflags & ~rflags) & X86_EFLAGS_IF))
5807 kvm_make_request(KVM_REQ_EVENT, vcpu);
7ae441ea
GN		 5808 } else
5809 vcpu->arch.emulate_regs_need_sync_to_vcpu = true;
e85d28f8
GN		 5810
5811 return r;
de7d789a 5812}
51d8b661 5813EXPORT_SYMBOL_GPL(x86_emulate_instruction);
de7d789a 5814
cf8f70bf 5815int kvm_fast_pio_out(struct kvm_vcpu *vcpu, int size, unsigned short port)
de7d789a 5816{
cf8f70bf 5817 unsigned long val = kvm_register_read(vcpu, VCPU_REGS_RAX);
ca1d4a9e
AK		 5818 int ret = emulator_pio_out_emulated(&vcpu->arch.emulate_ctxt,
5819 size, port, &val, 1);
cf8f70bf 5820 /* do not return to emulator after return from userspace */
7972995b 5821 vcpu->arch.pio.count = 0;
de7d789a
CO		 5822 return ret;
5823}
cf8f70bf 5824EXPORT_SYMBOL_GPL(kvm_fast_pio_out);
de7d789a 5825
8370c3d0
TL		 5826static int complete_fast_pio_in(struct kvm_vcpu *vcpu)
5827{
5828 unsigned long val;
5829
5830 /* We should only ever be called with arch.pio.count equal to 1 */
5831 BUG_ON(vcpu->arch.pio.count != 1);
5832
5833 /* For size less than 4 we merge, else we zero extend */
5834 val = (vcpu->arch.pio.size < 4) ? kvm_register_read(vcpu, VCPU_REGS_RAX)
5835 : 0;
5836
5837 /*
5838 * Since vcpu->arch.pio.count == 1 let emulator_pio_in_emulated perform
5839 * the copy and tracing
5840 */
5841 emulator_pio_in_emulated(&vcpu->arch.emulate_ctxt, vcpu->arch.pio.size,
5842 vcpu->arch.pio.port, &val, 1);
5843 kvm_register_write(vcpu, VCPU_REGS_RAX, val);
5844
5845 return 1;
5846}
5847
5848int kvm_fast_pio_in(struct kvm_vcpu *vcpu, int size, unsigned short port)
5849{
5850 unsigned long val;
5851 int ret;
5852
5853 /* For size less than 4 we merge, else we zero extend */
5854 val = (size < 4) ? kvm_register_read(vcpu, VCPU_REGS_RAX) : 0;
5855
5856 ret = emulator_pio_in_emulated(&vcpu->arch.emulate_ctxt, size, port,
5857 &val, 1);
5858 if (ret) {
5859 kvm_register_write(vcpu, VCPU_REGS_RAX, val);
5860 return ret;
5861 }
5862
5863 vcpu->arch.complete_userspace_io = complete_fast_pio_in;
5864
5865 return 0;
5866}
5867EXPORT_SYMBOL_GPL(kvm_fast_pio_in);
5868
251a5fd6 5869static int kvmclock_cpu_down_prep(unsigned int cpu)
8cfdc000 5870{
0a3aee0d 5871 __this_cpu_write(cpu_tsc_khz, 0);
251a5fd6 5872 return 0;
8cfdc000
ZA		 5873}
5874
5875static void tsc_khz_changed(void *data)
c8076604 5876{
8cfdc000
ZA		 5877 struct cpufreq_freqs *freq = data;
5878 unsigned long khz = 0;
5879
5880 if (data)
5881 khz = freq->new;
5882 else if (!boot_cpu_has(X86_FEATURE_CONSTANT_TSC))
5883 khz = cpufreq_quick_get(raw_smp_processor_id());
5884 if (!khz)
5885 khz = tsc_khz;
0a3aee0d 5886 __this_cpu_write(cpu_tsc_khz, khz);
c8076604
GH		 5887}
5888
c8076604
GH		 5889static int kvmclock_cpufreq_notifier(struct notifier_block *nb, unsigned long val,
5890 void *data)
5891{
5892 struct cpufreq_freqs *freq = data;
5893 struct kvm *kvm;
5894 struct kvm_vcpu *vcpu;
5895 int i, send_ipi = 0;
5896
8cfdc000
ZA		 5897 /*
5898 * We allow guests to temporarily run on slowing clocks,
5899 * provided we notify them after, or to run on accelerating
5900 * clocks, provided we notify them before. Thus time never
5901 * goes backwards.
5902 *
5903 * However, we have a problem. We can't atomically update
5904 * the frequency of a given CPU from this function; it is
5905 * merely a notifier, which can be called from any CPU.
5906 * Changing the TSC frequency at arbitrary points in time
5907 * requires a recomputation of local variables related to
5908 * the TSC for each VCPU. We must flag these local variables
5909 * to be updated and be sure the update takes place with the
5910 * new frequency before any guests proceed.
5911 *
5912 * Unfortunately, the combination of hotplug CPU and frequency
5913 * change creates an intractable locking scenario; the order
5914 * of when these callouts happen is undefined with respect to
5915 * CPU hotplug, and they can race with each other. As such,
5916 * merely setting per_cpu(cpu_tsc_khz) = X during a hotadd is
5917 * undefined; you can actually have a CPU frequency change take
5918 * place in between the computation of X and the setting of the
5919 * variable. To protect against this problem, all updates of
5920 * the per_cpu tsc_khz variable are done in an interrupt
5921 * protected IPI, and all callers wishing to update the value
5922 * must wait for a synchronous IPI to complete (which is trivial
5923 * if the caller is on the CPU already). This establishes the
5924 * necessary total order on variable updates.
5925 *
5926 * Note that because a guest time update may take place
5927 * anytime after the setting of the VCPU's request bit, the
5928 * correct TSC value must be set before the request. However,
5929 * to ensure the update actually makes it to any guest which
5930 * starts running in hardware virtualization between the set
5931 * and the acquisition of the spinlock, we must also ping the
5932 * CPU after setting the request bit.
5933 *
5934 */
5935
c8076604
GH		 5936 if (val == CPUFREQ_PRECHANGE && freq->old > freq->new)
5937 return 0;
5938 if (val == CPUFREQ_POSTCHANGE && freq->old < freq->new)
5939 return 0;
8cfdc000
ZA		 5940
5941 smp_call_function_single(freq->cpu, tsc_khz_changed, freq, 1);
c8076604 5942
2f303b74 5943 spin_lock(&kvm_lock);
c8076604 5944 list_for_each_entry(kvm, &vm_list, vm_list) {
988a2cae 5945 kvm_for_each_vcpu(i, vcpu, kvm) {
c8076604
GH		 5946 if (vcpu->cpu != freq->cpu)
5947 continue;
c285545f 5948 kvm_make_request(KVM_REQ_CLOCK_UPDATE, vcpu);
c8076604 5949 if (vcpu->cpu != smp_processor_id())
8cfdc000 5950 send_ipi = 1;
c8076604
GH		 5951 }
5952 }
2f303b74 5953 spin_unlock(&kvm_lock);
c8076604
GH		 5954
5955 if (freq->old < freq->new && send_ipi) {
5956 /*
5957 * We upscale the frequency. Must make the guest
5958 * doesn't see old kvmclock values while running with
5959 * the new frequency, otherwise we risk the guest sees
5960 * time go backwards.
5961 *
5962 * In case we update the frequency for another cpu
5963 * (which might be in guest context) send an interrupt
5964 * to kick the cpu out of guest context. Next time
5965 * guest context is entered kvmclock will be updated,
5966 * so the guest will not see stale values.
5967 */
8cfdc000 5968 smp_call_function_single(freq->cpu, tsc_khz_changed, freq, 1);
c8076604
GH		 5969 }
5970 return 0;
5971}
5972
5973static struct notifier_block kvmclock_cpufreq_notifier_block = {
8cfdc000
ZA		 5974 .notifier_call = kvmclock_cpufreq_notifier
5975};
5976
251a5fd6 5977static int kvmclock_cpu_online(unsigned int cpu)
8cfdc000 5978{
251a5fd6
SAS		 5979 tsc_khz_changed(NULL);
5980 return 0;
8cfdc000
ZA		 5981}
5982
b820cc0c
ZA		 5983static void kvm_timer_init(void)
5984{
c285545f 5985 max_tsc_khz = tsc_khz;
460dd42e 5986
b820cc0c 5987 if (!boot_cpu_has(X86_FEATURE_CONSTANT_TSC)) {
c285545f
ZA		 5988#ifdef CONFIG_CPU_FREQ
5989 struct cpufreq_policy policy;
758f588d
BP		 5990 int cpu;
5991
c285545f 5992 memset(&policy, 0, sizeof(policy));
3e26f230
AK		 5993 cpu = get_cpu();
5994 cpufreq_get_policy(&policy, cpu);
c285545f
ZA		 5995 if (policy.cpuinfo.max_freq)
5996 max_tsc_khz = policy.cpuinfo.max_freq;
3e26f230 5997 put_cpu();
c285545f 5998#endif
b820cc0c
ZA		 5999 cpufreq_register_notifier(&kvmclock_cpufreq_notifier_block,
6000 CPUFREQ_TRANSITION_NOTIFIER);
6001 }
c285545f 6002 pr_debug("kvm: max_tsc_khz = %ld\n", max_tsc_khz);
460dd42e 6003
73c1b41e 6004 cpuhp_setup_state(CPUHP_AP_X86_KVM_CLK_ONLINE, "x86/kvm/clk:online",
251a5fd6 6005 kvmclock_cpu_online, kvmclock_cpu_down_prep);
b820cc0c
ZA		 6006}
6007
ff9d07a0
ZY		 6008static DEFINE_PER_CPU(struct kvm_vcpu *, current_vcpu);
6009
f5132b01 6010int kvm_is_in_guest(void)
ff9d07a0 6011{
086c9855 6012 return __this_cpu_read(current_vcpu) != NULL;
ff9d07a0
ZY		 6013}
6014
6015static int kvm_is_user_mode(void)
6016{
6017 int user_mode = 3;
dcf46b94 6018
086c9855
AS		 6019 if (__this_cpu_read(current_vcpu))
6020 user_mode = kvm_x86_ops->get_cpl(__this_cpu_read(current_vcpu));
dcf46b94 6021
ff9d07a0
ZY		 6022 return user_mode != 0;
6023}
6024
6025static unsigned long kvm_get_guest_ip(void)
6026{
6027 unsigned long ip = 0;
dcf46b94 6028
086c9855
AS		 6029 if (__this_cpu_read(current_vcpu))
6030 ip = kvm_rip_read(__this_cpu_read(current_vcpu));
dcf46b94 6031
ff9d07a0
ZY		 6032 return ip;
6033}
6034
6035static struct perf_guest_info_callbacks kvm_guest_cbs = {
6036 .is_in_guest = kvm_is_in_guest,
6037 .is_user_mode = kvm_is_user_mode,
6038 .get_guest_ip = kvm_get_guest_ip,
6039};
6040
6041void kvm_before_handle_nmi(struct kvm_vcpu *vcpu)
6042{
086c9855 6043 __this_cpu_write(current_vcpu, vcpu);
ff9d07a0
ZY		 6044}
6045EXPORT_SYMBOL_GPL(kvm_before_handle_nmi);
6046
6047void kvm_after_handle_nmi(struct kvm_vcpu *vcpu)
6048{
086c9855 6049 __this_cpu_write(current_vcpu, NULL);
ff9d07a0
ZY		 6050}
6051EXPORT_SYMBOL_GPL(kvm_after_handle_nmi);
6052
ce88decf
XG		 6053static void kvm_set_mmio_spte_mask(void)
6054{
6055 u64 mask;
6056 int maxphyaddr = boot_cpu_data.x86_phys_bits;
6057
6058 /*
6059 * Set the reserved bits and the present bit of an paging-structure
6060 * entry to generate page fault with PFER.RSV = 1.
6061 */
885032b9 6062 /* Mask the reserved physical address bits. */
d1431483 6063 mask = rsvd_bits(maxphyaddr, 51);
885032b9 6064
885032b9 6065 /* Set the present bit. */
ce88decf
XG		 6066 mask |= 1ull;
6067
6068#ifdef CONFIG_X86_64
6069 /*
6070 * If reserved bit is not supported, clear the present bit to disable
6071 * mmio page fault.
6072 */
6073 if (maxphyaddr == 52)
6074 mask &= ~1ull;
6075#endif
6076
dcdca5fe 6077 kvm_mmu_set_mmio_spte_mask(mask, mask);
ce88decf
XG		 6078}
6079
16e8d74d
MT		 6080#ifdef CONFIG_X86_64
6081static void pvclock_gtod_update_fn(struct work_struct *work)
6082{
d828199e
MT		 6083 struct kvm *kvm;
6084
6085 struct kvm_vcpu *vcpu;
6086 int i;
6087
2f303b74 6088 spin_lock(&kvm_lock);
d828199e
MT		 6089 list_for_each_entry(kvm, &vm_list, vm_list)
6090 kvm_for_each_vcpu(i, vcpu, kvm)
105b21bb 6091 kvm_make_request(KVM_REQ_MASTERCLOCK_UPDATE, vcpu);
d828199e 6092 atomic_set(&kvm_guest_has_master_clock, 0);
2f303b74 6093 spin_unlock(&kvm_lock);
16e8d74d
MT		 6094}
6095
6096static DECLARE_WORK(pvclock_gtod_work, pvclock_gtod_update_fn);
6097
6098/*
6099 * Notification about pvclock gtod data update.
6100 */
6101static int pvclock_gtod_notify(struct notifier_block *nb, unsigned long unused,
6102 void *priv)
6103{
6104 struct pvclock_gtod_data *gtod = &pvclock_gtod_data;
6105 struct timekeeper *tk = priv;
6106
6107 update_pvclock_gtod(tk);
6108
6109 /* disable master clock if host does not trust, or does not
6110 * use, TSC clocksource
6111 */
6112 if (gtod->clock.vclock_mode != VCLOCK_TSC &&
6113 atomic_read(&kvm_guest_has_master_clock) != 0)
6114 queue_work(system_long_wq, &pvclock_gtod_work);
6115
6116 return 0;
6117}
6118
6119static struct notifier_block pvclock_gtod_notifier = {
6120 .notifier_call = pvclock_gtod_notify,
6121};
6122#endif
6123
f8c16bba 6124int kvm_arch_init(void *opaque)
043405e1 6125{
b820cc0c 6126 int r;
6b61edf7 6127 struct kvm_x86_ops *ops = opaque;
f8c16bba 6128
f8c16bba
ZX		 6129 if (kvm_x86_ops) {
6130 printk(KERN_ERR "kvm: already loaded the other module\n");
56c6d28a
ZX		 6131 r = -EEXIST;
6132 goto out;
f8c16bba
ZX		 6133 }
6134
6135 if (!ops->cpu_has_kvm_support()) {
6136 printk(KERN_ERR "kvm: no hardware support\n");
56c6d28a
ZX		 6137 r = -EOPNOTSUPP;
6138 goto out;
f8c16bba
ZX		 6139 }
6140 if (ops->disabled_by_bios()) {
6141 printk(KERN_ERR "kvm: disabled by bios\n");
56c6d28a
ZX		 6142 r = -EOPNOTSUPP;
6143 goto out;
f8c16bba
ZX		 6144 }
6145
013f6a5d
MT		 6146 r = -ENOMEM;
6147 shared_msrs = alloc_percpu(struct kvm_shared_msrs);
6148 if (!shared_msrs) {
6149 printk(KERN_ERR "kvm: failed to allocate percpu kvm_shared_msrs\n");
6150 goto out;
6151 }
6152
97db56ce
AK		 6153 r = kvm_mmu_module_init();
6154 if (r)
013f6a5d 6155 goto out_free_percpu;
97db56ce 6156
ce88decf 6157 kvm_set_mmio_spte_mask();
97db56ce 6158
f8c16bba 6159 kvm_x86_ops = ops;
920c8377 6160
7b52345e 6161 kvm_mmu_set_mask_ptes(PT_USER_MASK, PT_ACCESSED_MASK,
ffb128c8 6162 PT_DIRTY_MASK, PT64_NX_MASK, 0,
d0ec49d4 6163 PT_PRESENT_MASK, 0, sme_me_mask);
b820cc0c 6164 kvm_timer_init();
c8076604 6165
ff9d07a0
ZY		 6166 perf_register_guest_info_callbacks(&kvm_guest_cbs);
6167
d366bf7e 6168 if (boot_cpu_has(X86_FEATURE_XSAVE))
2acf923e
DC		 6169 host_xcr0 = xgetbv(XCR_XFEATURE_ENABLED_MASK);
6170
c5cc421b 6171 kvm_lapic_init();
16e8d74d
MT		 6172#ifdef CONFIG_X86_64
6173 pvclock_gtod_register_notifier(&pvclock_gtod_notifier);
6174#endif
6175
f8c16bba 6176 return 0;
56c6d28a 6177
013f6a5d
MT		 6178out_free_percpu:
6179 free_percpu(shared_msrs);
56c6d28a 6180out:
56c6d28a 6181 return r;
043405e1 6182}
8776e519 6183
f8c16bba
ZX		 6184void kvm_arch_exit(void)
6185{
cef84c30 6186 kvm_lapic_exit();
ff9d07a0
ZY		 6187 perf_unregister_guest_info_callbacks(&kvm_guest_cbs);
6188
888d256e
JK		 6189 if (!boot_cpu_has(X86_FEATURE_CONSTANT_TSC))
6190 cpufreq_unregister_notifier(&kvmclock_cpufreq_notifier_block,
6191 CPUFREQ_TRANSITION_NOTIFIER);
251a5fd6 6192 cpuhp_remove_state_nocalls(CPUHP_AP_X86_KVM_CLK_ONLINE);
16e8d74d
MT		 6193#ifdef CONFIG_X86_64
6194 pvclock_gtod_unregister_notifier(&pvclock_gtod_notifier);
6195#endif
f8c16bba 6196 kvm_x86_ops = NULL;
56c6d28a 6197 kvm_mmu_module_exit();
013f6a5d 6198 free_percpu(shared_msrs);
56c6d28a 6199}
f8c16bba 6200
5cb56059 6201int kvm_vcpu_halt(struct kvm_vcpu *vcpu)
8776e519
HB		 6202{
6203 ++vcpu->stat.halt_exits;
35754c98 6204 if (lapic_in_kernel(vcpu)) {
a4535290 6205 vcpu->arch.mp_state = KVM_MP_STATE_HALTED;
8776e519
HB		 6206 return 1;
6207 } else {
6208 vcpu->run->exit_reason = KVM_EXIT_HLT;
6209 return 0;
6210 }
6211}
5cb56059
JS		 6212EXPORT_SYMBOL_GPL(kvm_vcpu_halt);
6213
6214int kvm_emulate_halt(struct kvm_vcpu *vcpu)
6215{
6affcbed
KH		 6216 int ret = kvm_skip_emulated_instruction(vcpu);
6217 /*
6218 * TODO: we might be squashing a GUESTDBG_SINGLESTEP-triggered
6219 * KVM_EXIT_DEBUG here.
6220 */
6221 return kvm_vcpu_halt(vcpu) && ret;
5cb56059 6222}
8776e519
HB		 6223EXPORT_SYMBOL_GPL(kvm_emulate_halt);
6224
8ef81a9a 6225#ifdef CONFIG_X86_64
55dd00a7
MT		 6226static int kvm_pv_clock_pairing(struct kvm_vcpu *vcpu, gpa_t paddr,
6227 unsigned long clock_type)
6228{
6229 struct kvm_clock_pairing clock_pairing;
6230 struct timespec ts;
80fbd89c 6231 u64 cycle;
55dd00a7
MT		 6232 int ret;
6233
6234 if (clock_type != KVM_CLOCK_PAIRING_WALLCLOCK)
6235 return -KVM_EOPNOTSUPP;
6236
6237 if (kvm_get_walltime_and_clockread(&ts, &cycle) == false)
6238 return -KVM_EOPNOTSUPP;
6239
6240 clock_pairing.sec = ts.tv_sec;
6241 clock_pairing.nsec = ts.tv_nsec;
6242 clock_pairing.tsc = kvm_read_l1_tsc(vcpu, cycle);
6243 clock_pairing.flags = 0;
6244
6245 ret = 0;
6246 if (kvm_write_guest(vcpu->kvm, paddr, &clock_pairing,
6247 sizeof(struct kvm_clock_pairing)))
6248 ret = -KVM_EFAULT;
6249
6250 return ret;
6251}
8ef81a9a 6252#endif
55dd00a7 6253
6aef266c
SV		 6254/*
6255 * kvm_pv_kick_cpu_op: Kick a vcpu.
6256 *
6257 * @apicid - apicid of vcpu to be kicked.
6258 */
6259static void kvm_pv_kick_cpu_op(struct kvm *kvm, unsigned long flags, int apicid)
6260{
24d2166b 6261 struct kvm_lapic_irq lapic_irq;
6aef266c 6262
24d2166b
R		 6263 lapic_irq.shorthand = 0;
6264 lapic_irq.dest_mode = 0;
ebd28fcb 6265 lapic_irq.level = 0;
24d2166b 6266 lapic_irq.dest_id = apicid;
93bbf0b8 6267 lapic_irq.msi_redir_hint = false;
6aef266c 6268
24d2166b 6269 lapic_irq.delivery_mode = APIC_DM_REMRD;
795a149e 6270 kvm_irq_delivery_to_apic(kvm, NULL, &lapic_irq, NULL);
6aef266c
SV		 6271}
6272
d62caabb
AS		 6273void kvm_vcpu_deactivate_apicv(struct kvm_vcpu *vcpu)
6274{
6275 vcpu->arch.apicv_active = false;
6276 kvm_x86_ops->refresh_apicv_exec_ctrl(vcpu);
6277}
6278
8776e519
HB		 6279int kvm_emulate_hypercall(struct kvm_vcpu *vcpu)
6280{
6281 unsigned long nr, a0, a1, a2, a3, ret;
6affcbed 6282 int op_64_bit, r;
8776e519 6283
6affcbed 6284 r = kvm_skip_emulated_instruction(vcpu);
5cb56059 6285
55cd8e5a
GN		 6286 if (kvm_hv_hypercall_enabled(vcpu->kvm))
6287 return kvm_hv_hypercall(vcpu);
6288
5fdbf976
MT		 6289 nr = kvm_register_read(vcpu, VCPU_REGS_RAX);
6290 a0 = kvm_register_read(vcpu, VCPU_REGS_RBX);
6291 a1 = kvm_register_read(vcpu, VCPU_REGS_RCX);
6292 a2 = kvm_register_read(vcpu, VCPU_REGS_RDX);
6293 a3 = kvm_register_read(vcpu, VCPU_REGS_RSI);
8776e519 6294
229456fc 6295 trace_kvm_hypercall(nr, a0, a1, a2, a3);
2714d1d3 6296
a449c7aa
NA		 6297 op_64_bit = is_64_bit_mode(vcpu);
6298 if (!op_64_bit) {
8776e519
HB		 6299 nr &= 0xFFFFFFFF;
6300 a0 &= 0xFFFFFFFF;
6301 a1 &= 0xFFFFFFFF;
6302 a2 &= 0xFFFFFFFF;
6303 a3 &= 0xFFFFFFFF;
6304 }
6305
07708c4a
JK		 6306 if (kvm_x86_ops->get_cpl(vcpu) != 0) {
6307 ret = -KVM_EPERM;
6308 goto out;
6309 }
6310
8776e519 6311 switch (nr) {
b93463aa
AK		 6312 case KVM_HC_VAPIC_POLL_IRQ:
6313 ret = 0;
6314 break;
6aef266c
SV		 6315 case KVM_HC_KICK_CPU:
6316 kvm_pv_kick_cpu_op(vcpu->kvm, a0, a1);
6317 ret = 0;
6318 break;
8ef81a9a 6319#ifdef CONFIG_X86_64
55dd00a7
MT		 6320 case KVM_HC_CLOCK_PAIRING:
6321 ret = kvm_pv_clock_pairing(vcpu, a0, a1);
6322 break;
8ef81a9a 6323#endif
8776e519
HB		 6324 default:
6325 ret = -KVM_ENOSYS;
6326 break;
6327 }
07708c4a 6328out:
a449c7aa
NA		 6329 if (!op_64_bit)
6330 ret = (u32)ret;
5fdbf976 6331 kvm_register_write(vcpu, VCPU_REGS_RAX, ret);
f11c3a8d 6332 ++vcpu->stat.hypercalls;
2f333bcb 6333 return r;
8776e519
HB		 6334}
6335EXPORT_SYMBOL_GPL(kvm_emulate_hypercall);
6336
b6785def 6337static int emulator_fix_hypercall(struct x86_emulate_ctxt *ctxt)
8776e519 6338{
d6aa1000 6339 struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt);
8776e519 6340 char instruction[3];
5fdbf976 6341 unsigned long rip = kvm_rip_read(vcpu);
8776e519 6342
8776e519 6343 kvm_x86_ops->patch_hypercall(vcpu, instruction);
8776e519 6344
ce2e852e
DV		 6345 return emulator_write_emulated(ctxt, rip, instruction, 3,
6346 &ctxt->exception);
8776e519
HB		 6347}
6348
851ba692 6349static int dm_request_for_irq_injection(struct kvm_vcpu *vcpu)
b6c7a5dc 6350{
782d422b
MG		 6351 return vcpu->run->request_interrupt_window &&
6352 likely(!pic_in_kernel(vcpu->kvm));
b6c7a5dc
HB		 6353}
6354
851ba692 6355static void post_kvm_run_save(struct kvm_vcpu *vcpu)
b6c7a5dc 6356{
851ba692
AK		 6357 struct kvm_run *kvm_run = vcpu->run;
6358
91586a3b 6359 kvm_run->if_flag = (kvm_get_rflags(vcpu) & X86_EFLAGS_IF) != 0;
f077825a 6360 kvm_run->flags = is_smm(vcpu) ? KVM_RUN_X86_SMM : 0;
2d3ad1f4 6361 kvm_run->cr8 = kvm_get_cr8(vcpu);
b6c7a5dc 6362 kvm_run->apic_base = kvm_get_apic_base(vcpu);
127a457a
MG		 6363 kvm_run->ready_for_interrupt_injection =
6364 pic_in_kernel(vcpu->kvm) ||
782d422b 6365 kvm_vcpu_ready_for_interrupt_injection(vcpu);
b6c7a5dc
HB		 6366}
6367
95ba8273
GN		 6368static void update_cr8_intercept(struct kvm_vcpu *vcpu)
6369{
6370 int max_irr, tpr;
6371
6372 if (!kvm_x86_ops->update_cr8_intercept)
6373 return;
6374
bce87cce 6375 if (!lapic_in_kernel(vcpu))
88c808fd
AK		 6376 return;
6377
d62caabb
AS		 6378 if (vcpu->arch.apicv_active)
6379 return;
6380
8db3baa2
GN		 6381 if (!vcpu->arch.apic->vapic_addr)
6382 max_irr = kvm_lapic_find_highest_irr(vcpu);
6383 else
6384 max_irr = -1;
95ba8273
GN		 6385
6386 if (max_irr != -1)
6387 max_irr >>= 4;
6388
6389 tpr = kvm_lapic_get_cr8(vcpu);
6390
6391 kvm_x86_ops->update_cr8_intercept(vcpu, tpr, max_irr);
6392}
6393
b6b8a145 6394static int inject_pending_event(struct kvm_vcpu *vcpu, bool req_int_win)
95ba8273 6395{
b6b8a145
JK		 6396 int r;
6397
95ba8273 6398 /* try to reinject previous events if any */
664f8e26
WL		 6399 if (vcpu->arch.exception.injected) {
6400 kvm_x86_ops->queue_exception(vcpu);
6401 return 0;
6402 }
6403
6404 /*
6405 * Exceptions must be injected immediately, or the exception
6406 * frame will have the address of the NMI or interrupt handler.
6407 */
6408 if (!vcpu->arch.exception.pending) {
6409 if (vcpu->arch.nmi_injected) {
6410 kvm_x86_ops->set_nmi(vcpu);
6411 return 0;
6412 }
6413
6414 if (vcpu->arch.interrupt.pending) {
6415 kvm_x86_ops->set_irq(vcpu);
6416 return 0;
6417 }
6418 }
6419
6420 if (is_guest_mode(vcpu) && kvm_x86_ops->check_nested_events) {
6421 r = kvm_x86_ops->check_nested_events(vcpu, req_int_win);
6422 if (r != 0)
6423 return r;
6424 }
6425
6426 /* try to inject new event if pending */
b59bb7bd 6427 if (vcpu->arch.exception.pending) {
5c1c85d0
AK		 6428 trace_kvm_inj_exception(vcpu->arch.exception.nr,
6429 vcpu->arch.exception.has_error_code,
6430 vcpu->arch.exception.error_code);
d6e8c854 6431
664f8e26
WL		 6432 vcpu->arch.exception.pending = false;
6433 vcpu->arch.exception.injected = true;
6434
d6e8c854
NA		 6435 if (exception_type(vcpu->arch.exception.nr) == EXCPT_FAULT)
6436 __kvm_set_rflags(vcpu, kvm_get_rflags(vcpu) |
6437 X86_EFLAGS_RF);
6438
6bdf0662
NA		 6439 if (vcpu->arch.exception.nr == DB_VECTOR &&
6440 (vcpu->arch.dr7 & DR7_GD)) {
6441 vcpu->arch.dr7 &= ~DR7_GD;
6442 kvm_update_dr7(vcpu);
6443 }
6444
cfcd20e5 6445 kvm_x86_ops->queue_exception(vcpu);
72d7b374 6446 } else if (vcpu->arch.smi_pending && !is_smm(vcpu) && kvm_x86_ops->smi_allowed(vcpu)) {
c43203ca 6447 vcpu->arch.smi_pending = false;
ee2cd4b7 6448 enter_smm(vcpu);
c43203ca 6449 } else if (vcpu->arch.nmi_pending && kvm_x86_ops->nmi_allowed(vcpu)) {
321c5658
YS		 6450 --vcpu->arch.nmi_pending;
6451 vcpu->arch.nmi_injected = true;
6452 kvm_x86_ops->set_nmi(vcpu);
c7c9c56c 6453 } else if (kvm_cpu_has_injectable_intr(vcpu)) {
9242b5b6
BD		 6454 /*
6455 * Because interrupts can be injected asynchronously, we are
6456 * calling check_nested_events again here to avoid a race condition.
6457 * See https://lkml.org/lkml/2014/7/2/60 for discussion about this
6458 * proposal and current concerns. Perhaps we should be setting
6459 * KVM_REQ_EVENT only on certain events and not unconditionally?
6460 */
6461 if (is_guest_mode(vcpu) && kvm_x86_ops->check_nested_events) {
6462 r = kvm_x86_ops->check_nested_events(vcpu, req_int_win);
6463 if (r != 0)
6464 return r;
6465 }
95ba8273 6466 if (kvm_x86_ops->interrupt_allowed(vcpu)) {
66fd3f7f
GN		 6467 kvm_queue_interrupt(vcpu, kvm_cpu_get_interrupt(vcpu),
6468 false);
6469 kvm_x86_ops->set_irq(vcpu);
95ba8273
GN		 6470 }
6471 }
ee2cd4b7 6472
b6b8a145 6473 return 0;
95ba8273
GN		 6474}
6475
7460fb4a
AK		 6476static void process_nmi(struct kvm_vcpu *vcpu)
6477{
6478 unsigned limit = 2;
6479
6480 /*
6481 * x86 is limited to one NMI running, and one NMI pending after it.
6482 * If an NMI is already in progress, limit further NMIs to just one.
6483 * Otherwise, allow two (and we'll inject the first one immediately).
6484 */
6485 if (kvm_x86_ops->get_nmi_mask(vcpu) || vcpu->arch.nmi_injected)
6486 limit = 1;
6487
6488 vcpu->arch.nmi_pending += atomic_xchg(&vcpu->arch.nmi_queued, 0);
6489 vcpu->arch.nmi_pending = min(vcpu->arch.nmi_pending, limit);
6490 kvm_make_request(KVM_REQ_EVENT, vcpu);
6491}
6492
ee2cd4b7 6493static u32 enter_smm_get_segment_flags(struct kvm_segment *seg)
660a5d51
PB		 6494{
6495 u32 flags = 0;
6496 flags |= seg->g << 23;
6497 flags |= seg->db << 22;
6498 flags |= seg->l << 21;
6499 flags |= seg->avl << 20;
6500 flags |= seg->present << 15;
6501 flags |= seg->dpl << 13;
6502 flags |= seg->s << 12;
6503 flags |= seg->type << 8;
6504 return flags;
6505}
6506
ee2cd4b7 6507static void enter_smm_save_seg_32(struct kvm_vcpu *vcpu, char *buf, int n)
660a5d51
PB		 6508{
6509 struct kvm_segment seg;
6510 int offset;
6511
6512 kvm_get_segment(vcpu, &seg, n);
6513 put_smstate(u32, buf, 0x7fa8 + n * 4, seg.selector);
6514
6515 if (n < 3)
6516 offset = 0x7f84 + n * 12;
6517 else
6518 offset = 0x7f2c + (n - 3) * 12;
6519
6520 put_smstate(u32, buf, offset + 8, seg.base);
6521 put_smstate(u32, buf, offset + 4, seg.limit);
ee2cd4b7 6522 put_smstate(u32, buf, offset, enter_smm_get_segment_flags(&seg));
660a5d51
PB		 6523}
6524
efbb288a 6525#ifdef CONFIG_X86_64
ee2cd4b7 6526static void enter_smm_save_seg_64(struct kvm_vcpu *vcpu, char *buf, int n)
660a5d51
PB		 6527{
6528 struct kvm_segment seg;
6529 int offset;
6530 u16 flags;
6531
6532 kvm_get_segment(vcpu, &seg, n);
6533 offset = 0x7e00 + n * 16;
6534
ee2cd4b7 6535 flags = enter_smm_get_segment_flags(&seg) >> 8;
660a5d51
PB		 6536 put_smstate(u16, buf, offset, seg.selector);
6537 put_smstate(u16, buf, offset + 2, flags);
6538 put_smstate(u32, buf, offset + 4, seg.limit);
6539 put_smstate(u64, buf, offset + 8, seg.base);
6540}
efbb288a 6541#endif
660a5d51 6542
ee2cd4b7 6543static void enter_smm_save_state_32(struct kvm_vcpu *vcpu, char *buf)
660a5d51
PB		 6544{
6545 struct desc_ptr dt;
6546 struct kvm_segment seg;
6547 unsigned long val;
6548 int i;
6549
6550 put_smstate(u32, buf, 0x7ffc, kvm_read_cr0(vcpu));
6551 put_smstate(u32, buf, 0x7ff8, kvm_read_cr3(vcpu));
6552 put_smstate(u32, buf, 0x7ff4, kvm_get_rflags(vcpu));
6553 put_smstate(u32, buf, 0x7ff0, kvm_rip_read(vcpu));
6554
6555 for (i = 0; i < 8; i++)
6556 put_smstate(u32, buf, 0x7fd0 + i * 4, kvm_register_read(vcpu, i));
6557
6558 kvm_get_dr(vcpu, 6, &val);
6559 put_smstate(u32, buf, 0x7fcc, (u32)val);
6560 kvm_get_dr(vcpu, 7, &val);
6561 put_smstate(u32, buf, 0x7fc8, (u32)val);
6562
6563 kvm_get_segment(vcpu, &seg, VCPU_SREG_TR);
6564 put_smstate(u32, buf, 0x7fc4, seg.selector);
6565 put_smstate(u32, buf, 0x7f64, seg.base);
6566 put_smstate(u32, buf, 0x7f60, seg.limit);
ee2cd4b7 6567 put_smstate(u32, buf, 0x7f5c, enter_smm_get_segment_flags(&seg));
660a5d51
PB		 6568
6569 kvm_get_segment(vcpu, &seg, VCPU_SREG_LDTR);
6570 put_smstate(u32, buf, 0x7fc0, seg.selector);
6571 put_smstate(u32, buf, 0x7f80, seg.base);
6572 put_smstate(u32, buf, 0x7f7c, seg.limit);
ee2cd4b7 6573 put_smstate(u32, buf, 0x7f78, enter_smm_get_segment_flags(&seg));
660a5d51
PB		 6574
6575 kvm_x86_ops->get_gdt(vcpu, &dt);
6576 put_smstate(u32, buf, 0x7f74, dt.address);
6577 put_smstate(u32, buf, 0x7f70, dt.size);
6578
6579 kvm_x86_ops->get_idt(vcpu, &dt);
6580 put_smstate(u32, buf, 0x7f58, dt.address);
6581 put_smstate(u32, buf, 0x7f54, dt.size);
6582
6583 for (i = 0; i < 6; i++)
ee2cd4b7 6584 enter_smm_save_seg_32(vcpu, buf, i);
660a5d51
PB		 6585
6586 put_smstate(u32, buf, 0x7f14, kvm_read_cr4(vcpu));
6587
6588 /* revision id */
6589 put_smstate(u32, buf, 0x7efc, 0x00020000);
6590 put_smstate(u32, buf, 0x7ef8, vcpu->arch.smbase);
6591}
6592
ee2cd4b7 6593static void enter_smm_save_state_64(struct kvm_vcpu *vcpu, char *buf)
660a5d51
PB		 6594{
6595#ifdef CONFIG_X86_64
6596 struct desc_ptr dt;
6597 struct kvm_segment seg;
6598 unsigned long val;
6599 int i;
6600
6601 for (i = 0; i < 16; i++)
6602 put_smstate(u64, buf, 0x7ff8 - i * 8, kvm_register_read(vcpu, i));
6603
6604 put_smstate(u64, buf, 0x7f78, kvm_rip_read(vcpu));
6605 put_smstate(u32, buf, 0x7f70, kvm_get_rflags(vcpu));
6606
6607 kvm_get_dr(vcpu, 6, &val);
6608 put_smstate(u64, buf, 0x7f68, val);
6609 kvm_get_dr(vcpu, 7, &val);
6610 put_smstate(u64, buf, 0x7f60, val);
6611
6612 put_smstate(u64, buf, 0x7f58, kvm_read_cr0(vcpu));
6613 put_smstate(u64, buf, 0x7f50, kvm_read_cr3(vcpu));
6614 put_smstate(u64, buf, 0x7f48, kvm_read_cr4(vcpu));
6615
6616 put_smstate(u32, buf, 0x7f00, vcpu->arch.smbase);
6617
6618 /* revision id */
6619 put_smstate(u32, buf, 0x7efc, 0x00020064);
6620
6621 put_smstate(u64, buf, 0x7ed0, vcpu->arch.efer);
6622
6623 kvm_get_segment(vcpu, &seg, VCPU_SREG_TR);
6624 put_smstate(u16, buf, 0x7e90, seg.selector);
ee2cd4b7 6625 put_smstate(u16, buf, 0x7e92, enter_smm_get_segment_flags(&seg) >> 8);
660a5d51
PB		 6626 put_smstate(u32, buf, 0x7e94, seg.limit);
6627 put_smstate(u64, buf, 0x7e98, seg.base);
6628
6629 kvm_x86_ops->get_idt(vcpu, &dt);
6630 put_smstate(u32, buf, 0x7e84, dt.size);
6631 put_smstate(u64, buf, 0x7e88, dt.address);
6632
6633 kvm_get_segment(vcpu, &seg, VCPU_SREG_LDTR);
6634 put_smstate(u16, buf, 0x7e70, seg.selector);
ee2cd4b7 6635 put_smstate(u16, buf, 0x7e72, enter_smm_get_segment_flags(&seg) >> 8);
660a5d51
PB		 6636 put_smstate(u32, buf, 0x7e74, seg.limit);
6637 put_smstate(u64, buf, 0x7e78, seg.base);
6638
6639 kvm_x86_ops->get_gdt(vcpu, &dt);
6640 put_smstate(u32, buf, 0x7e64, dt.size);
6641 put_smstate(u64, buf, 0x7e68, dt.address);
6642
6643 for (i = 0; i < 6; i++)
ee2cd4b7 6644 enter_smm_save_seg_64(vcpu, buf, i);
660a5d51
PB		 6645#else
6646 WARN_ON_ONCE(1);
6647#endif
6648}
6649
ee2cd4b7 6650static void enter_smm(struct kvm_vcpu *vcpu)
64d60670 6651{
660a5d51 6652 struct kvm_segment cs, ds;
18c3626e 6653 struct desc_ptr dt;
660a5d51
PB		 6654 char buf[512];
6655 u32 cr0;
6656
660a5d51 6657 trace_kvm_enter_smm(vcpu->vcpu_id, vcpu->arch.smbase, true);
660a5d51 6658 memset(buf, 0, 512);
d6321d49 6659 if (guest_cpuid_has(vcpu, X86_FEATURE_LM))
ee2cd4b7 6660 enter_smm_save_state_64(vcpu, buf);
660a5d51 6661 else
ee2cd4b7 6662 enter_smm_save_state_32(vcpu, buf);
660a5d51 6663
0234bf88
LP		 6664 /*
6665 * Give pre_enter_smm() a chance to make ISA-specific changes to the
6666 * vCPU state (e.g. leave guest mode) after we've saved the state into
6667 * the SMM state-save area.
6668 */
6669 kvm_x86_ops->pre_enter_smm(vcpu, buf);
6670
6671 vcpu->arch.hflags |= HF_SMM_MASK;
54bf36aa 6672 kvm_vcpu_write_guest(vcpu, vcpu->arch.smbase + 0xfe00, buf, sizeof(buf));
660a5d51
PB		 6673
6674 if (kvm_x86_ops->get_nmi_mask(vcpu))
6675 vcpu->arch.hflags |= HF_SMM_INSIDE_NMI_MASK;
6676 else
6677 kvm_x86_ops->set_nmi_mask(vcpu, true);
6678
6679 kvm_set_rflags(vcpu, X86_EFLAGS_FIXED);
6680 kvm_rip_write(vcpu, 0x8000);
6681
6682 cr0 = vcpu->arch.cr0 & ~(X86_CR0_PE | X86_CR0_EM | X86_CR0_TS | X86_CR0_PG);
6683 kvm_x86_ops->set_cr0(vcpu, cr0);
6684 vcpu->arch.cr0 = cr0;
6685
6686 kvm_x86_ops->set_cr4(vcpu, 0);
6687
18c3626e
PB		 6688 /* Undocumented: IDT limit is set to zero on entry to SMM. */
6689 dt.address = dt.size = 0;
6690 kvm_x86_ops->set_idt(vcpu, &dt);
6691
660a5d51
PB		 6692 __kvm_set_dr(vcpu, 7, DR7_FIXED_1);
6693
6694 cs.selector = (vcpu->arch.smbase >> 4) & 0xffff;
6695 cs.base = vcpu->arch.smbase;
6696
6697 ds.selector = 0;
6698 ds.base = 0;
6699
6700 cs.limit = ds.limit = 0xffffffff;
6701 cs.type = ds.type = 0x3;
6702 cs.dpl = ds.dpl = 0;
6703 cs.db = ds.db = 0;
6704 cs.s = ds.s = 1;
6705 cs.l = ds.l = 0;
6706 cs.g = ds.g = 1;
6707 cs.avl = ds.avl = 0;
6708 cs.present = ds.present = 1;
6709 cs.unusable = ds.unusable = 0;
6710 cs.padding = ds.padding = 0;
6711
6712 kvm_set_segment(vcpu, &cs, VCPU_SREG_CS);
6713 kvm_set_segment(vcpu, &ds, VCPU_SREG_DS);
6714 kvm_set_segment(vcpu, &ds, VCPU_SREG_ES);
6715 kvm_set_segment(vcpu, &ds, VCPU_SREG_FS);
6716 kvm_set_segment(vcpu, &ds, VCPU_SREG_GS);
6717 kvm_set_segment(vcpu, &ds, VCPU_SREG_SS);
6718
d6321d49 6719 if (guest_cpuid_has(vcpu, X86_FEATURE_LM))
660a5d51
PB		 6720 kvm_x86_ops->set_efer(vcpu, 0);
6721
6722 kvm_update_cpuid(vcpu);
6723 kvm_mmu_reset_context(vcpu);
64d60670
PB		 6724}
6725
ee2cd4b7 6726static void process_smi(struct kvm_vcpu *vcpu)
c43203ca
PB		 6727{
6728 vcpu->arch.smi_pending = true;
6729 kvm_make_request(KVM_REQ_EVENT, vcpu);
6730}
6731
2860c4b1
PB		 6732void kvm_make_scan_ioapic_request(struct kvm *kvm)
6733{
6734 kvm_make_all_cpus_request(kvm, KVM_REQ_SCAN_IOAPIC);
6735}
6736
3d81bc7e 6737static void vcpu_scan_ioapic(struct kvm_vcpu *vcpu)
c7c9c56c 6738{
5c919412
AS		 6739 u64 eoi_exit_bitmap[4];
6740
3d81bc7e
YZ		 6741 if (!kvm_apic_hw_enabled(vcpu->arch.apic))
6742 return;
c7c9c56c 6743
6308630b 6744 bitmap_zero(vcpu->arch.ioapic_handled_vectors, 256);
c7c9c56c 6745
b053b2ae 6746 if (irqchip_split(vcpu->kvm))
6308630b 6747 kvm_scan_ioapic_routes(vcpu, vcpu->arch.ioapic_handled_vectors);
db2bdcbb 6748 else {
76dfafd5 6749 if (kvm_x86_ops->sync_pir_to_irr && vcpu->arch.apicv_active)
d62caabb 6750 kvm_x86_ops->sync_pir_to_irr(vcpu);
6308630b 6751 kvm_ioapic_scan_entry(vcpu, vcpu->arch.ioapic_handled_vectors);
db2bdcbb 6752 }
5c919412
AS		 6753 bitmap_or((ulong *)eoi_exit_bitmap, vcpu->arch.ioapic_handled_vectors,
6754 vcpu_to_synic(vcpu)->vec_bitmap, 256);
6755 kvm_x86_ops->load_eoi_exitmap(vcpu, eoi_exit_bitmap);
c7c9c56c
YZ		 6756}
6757
a70656b6
RK		 6758static void kvm_vcpu_flush_tlb(struct kvm_vcpu *vcpu)
6759{
6760 ++vcpu->stat.tlb_flush;
6761 kvm_x86_ops->tlb_flush(vcpu);
6762}
6763
4256f43f
TC		 6764void kvm_vcpu_reload_apic_access_page(struct kvm_vcpu *vcpu)
6765{
c24ae0dc
TC		 6766 struct page *page = NULL;
6767
35754c98 6768 if (!lapic_in_kernel(vcpu))
f439ed27
PB		 6769 return;
6770
4256f43f
TC		 6771 if (!kvm_x86_ops->set_apic_access_page_addr)
6772 return;
6773
c24ae0dc 6774 page = gfn_to_page(vcpu->kvm, APIC_DEFAULT_PHYS_BASE >> PAGE_SHIFT);
e8fd5e9e
AA		 6775 if (is_error_page(page))
6776 return;
c24ae0dc
TC		 6777 kvm_x86_ops->set_apic_access_page_addr(vcpu, page_to_phys(page));
6778
6779 /*
6780 * Do not pin apic access page in memory, the MMU notifier
6781 * will call us again if it is migrated or swapped out.
6782 */
6783 put_page(page);
4256f43f
TC		 6784}
6785EXPORT_SYMBOL_GPL(kvm_vcpu_reload_apic_access_page);
6786
9357d939 6787/*
362c698f 6788 * Returns 1 to let vcpu_run() continue the guest execution loop without
9357d939
TY		 6789 * exiting to the userspace. Otherwise, the value will be returned to the
6790 * userspace.
6791 */
851ba692 6792static int vcpu_enter_guest(struct kvm_vcpu *vcpu)
b6c7a5dc
HB		 6793{
6794 int r;
62a193ed
MG		 6795 bool req_int_win =
6796 dm_request_for_irq_injection(vcpu) &&
6797 kvm_cpu_accept_dm_intr(vcpu);
6798
730dca42 6799 bool req_immediate_exit = false;
b6c7a5dc 6800
2fa6e1e1 6801 if (kvm_request_pending(vcpu)) {
a8eeb04a 6802 if (kvm_check_request(KVM_REQ_MMU_RELOAD, vcpu))
2e53d63a 6803 kvm_mmu_unload(vcpu);
a8eeb04a 6804 if (kvm_check_request(KVM_REQ_MIGRATE_TIMER, vcpu))
2f599714 6805 __kvm_migrate_timers(vcpu);
d828199e
MT		 6806 if (kvm_check_request(KVM_REQ_MASTERCLOCK_UPDATE, vcpu))
6807 kvm_gen_update_masterclock(vcpu->kvm);
0061d53d
MT		 6808 if (kvm_check_request(KVM_REQ_GLOBAL_CLOCK_UPDATE, vcpu))
6809 kvm_gen_kvmclock_update(vcpu);
34c238a1
ZA		 6810 if (kvm_check_request(KVM_REQ_CLOCK_UPDATE, vcpu)) {
6811 r = kvm_guest_time_update(vcpu);
8cfdc000
ZA		 6812 if (unlikely(r))
6813 goto out;
6814 }
a8eeb04a 6815 if (kvm_check_request(KVM_REQ_MMU_SYNC, vcpu))
4731d4c7 6816 kvm_mmu_sync_roots(vcpu);
a8eeb04a 6817 if (kvm_check_request(KVM_REQ_TLB_FLUSH, vcpu))
a70656b6 6818 kvm_vcpu_flush_tlb(vcpu);
a8eeb04a 6819 if (kvm_check_request(KVM_REQ_REPORT_TPR_ACCESS, vcpu)) {
851ba692 6820 vcpu->run->exit_reason = KVM_EXIT_TPR_ACCESS;
b93463aa
AK		 6821 r = 0;
6822 goto out;
6823 }
a8eeb04a 6824 if (kvm_check_request(KVM_REQ_TRIPLE_FAULT, vcpu)) {
851ba692 6825 vcpu->run->exit_reason = KVM_EXIT_SHUTDOWN;
bbeac283 6826 vcpu->mmio_needed = 0;
71c4dfaf
JR		 6827 r = 0;
6828 goto out;
6829 }
af585b92
GN		 6830 if (kvm_check_request(KVM_REQ_APF_HALT, vcpu)) {
6831 /* Page is swapped out. Do synthetic halt */
6832 vcpu->arch.apf.halted = true;
6833 r = 1;
6834 goto out;
6835 }
c9aaa895
GC		 6836 if (kvm_check_request(KVM_REQ_STEAL_UPDATE, vcpu))
6837 record_steal_time(vcpu);
64d60670
PB		 6838 if (kvm_check_request(KVM_REQ_SMI, vcpu))
6839 process_smi(vcpu);
7460fb4a
AK		 6840 if (kvm_check_request(KVM_REQ_NMI, vcpu))
6841 process_nmi(vcpu);
f5132b01 6842 if (kvm_check_request(KVM_REQ_PMU, vcpu))
c6702c9d 6843 kvm_pmu_handle_event(vcpu);
f5132b01 6844 if (kvm_check_request(KVM_REQ_PMI, vcpu))
c6702c9d 6845 kvm_pmu_deliver_pmi(vcpu);
7543a635
SR		 6846 if (kvm_check_request(KVM_REQ_IOAPIC_EOI_EXIT, vcpu)) {
6847 BUG_ON(vcpu->arch.pending_ioapic_eoi > 255);
6848 if (test_bit(vcpu->arch.pending_ioapic_eoi,
6308630b 6849 vcpu->arch.ioapic_handled_vectors)) {
7543a635
SR		 6850 vcpu->run->exit_reason = KVM_EXIT_IOAPIC_EOI;
6851 vcpu->run->eoi.vector =
6852 vcpu->arch.pending_ioapic_eoi;
6853 r = 0;
6854 goto out;
6855 }
6856 }
3d81bc7e
YZ		 6857 if (kvm_check_request(KVM_REQ_SCAN_IOAPIC, vcpu))
6858 vcpu_scan_ioapic(vcpu);
4256f43f
TC		 6859 if (kvm_check_request(KVM_REQ_APIC_PAGE_RELOAD, vcpu))
6860 kvm_vcpu_reload_apic_access_page(vcpu);
2ce79189
AS		 6861 if (kvm_check_request(KVM_REQ_HV_CRASH, vcpu)) {
6862 vcpu->run->exit_reason = KVM_EXIT_SYSTEM_EVENT;
6863 vcpu->run->system_event.type = KVM_SYSTEM_EVENT_CRASH;
6864 r = 0;
6865 goto out;
6866 }
e516cebb
AS		 6867 if (kvm_check_request(KVM_REQ_HV_RESET, vcpu)) {
6868 vcpu->run->exit_reason = KVM_EXIT_SYSTEM_EVENT;
6869 vcpu->run->system_event.type = KVM_SYSTEM_EVENT_RESET;
6870 r = 0;
6871 goto out;
6872 }
db397571
AS		 6873 if (kvm_check_request(KVM_REQ_HV_EXIT, vcpu)) {
6874 vcpu->run->exit_reason = KVM_EXIT_HYPERV;
6875 vcpu->run->hyperv = vcpu->arch.hyperv.exit;
6876 r = 0;
6877 goto out;
6878 }
f3b138c5
AS		 6879
6880 /*
6881 * KVM_REQ_HV_STIMER has to be processed after
6882 * KVM_REQ_CLOCK_UPDATE, because Hyper-V SynIC timers
6883 * depend on the guest clock being up-to-date
6884 */
1f4b34f8
AS		 6885 if (kvm_check_request(KVM_REQ_HV_STIMER, vcpu))
6886 kvm_hv_process_stimers(vcpu);
2f52d58c 6887 }
b93463aa 6888
b463a6f7 6889 if (kvm_check_request(KVM_REQ_EVENT, vcpu) || req_int_win) {
0f1e261e 6890 ++vcpu->stat.req_event;
66450a21
JK		 6891 kvm_apic_accept_events(vcpu);
6892 if (vcpu->arch.mp_state == KVM_MP_STATE_INIT_RECEIVED) {
6893 r = 1;
6894 goto out;
6895 }
6896
b6b8a145
JK		 6897 if (inject_pending_event(vcpu, req_int_win) != 0)
6898 req_immediate_exit = true;
321c5658 6899 else {
cc3d967f 6900 /* Enable SMI/NMI/IRQ window open exits if needed.
c43203ca 6901 *
cc3d967f
LP		 6902 * SMIs have three cases:
6903 * 1) They can be nested, and then there is nothing to
6904 * do here because RSM will cause a vmexit anyway.
6905 * 2) There is an ISA-specific reason why SMI cannot be
6906 * injected, and the moment when this changes can be
6907 * intercepted.
6908 * 3) Or the SMI can be pending because
6909 * inject_pending_event has completed the injection
6910 * of an IRQ or NMI from the previous vmexit, and
6911 * then we request an immediate exit to inject the
6912 * SMI.
c43203ca
PB		 6913 */
6914 if (vcpu->arch.smi_pending && !is_smm(vcpu))
cc3d967f
LP		 6915 if (!kvm_x86_ops->enable_smi_window(vcpu))
6916 req_immediate_exit = true;
321c5658
YS		 6917 if (vcpu->arch.nmi_pending)
6918 kvm_x86_ops->enable_nmi_window(vcpu);
6919 if (kvm_cpu_has_injectable_intr(vcpu) || req_int_win)
6920 kvm_x86_ops->enable_irq_window(vcpu);
664f8e26 6921 WARN_ON(vcpu->arch.exception.pending);
321c5658 6922 }
b463a6f7
AK		 6923
6924 if (kvm_lapic_enabled(vcpu)) {
6925 update_cr8_intercept(vcpu);
6926 kvm_lapic_sync_to_vapic(vcpu);
6927 }
6928 }
6929
d8368af8
AK		 6930 r = kvm_mmu_reload(vcpu);
6931 if (unlikely(r)) {
d905c069 6932 goto cancel_injection;
d8368af8
AK		 6933 }
6934
b6c7a5dc
HB		 6935 preempt_disable();
6936
6937 kvm_x86_ops->prepare_guest_switch(vcpu);
bd7e5b08 6938 kvm_load_guest_fpu(vcpu);
b95234c8
PB		 6939
6940 /*
6941 * Disable IRQs before setting IN_GUEST_MODE. Posted interrupt
6942 * IPI are then delayed after guest entry, which ensures that they
6943 * result in virtual interrupt delivery.
6944 */
6945 local_irq_disable();
6b7e2d09
XG		 6946 vcpu->mode = IN_GUEST_MODE;
6947
01b71917
MT		 6948 srcu_read_unlock(&vcpu->kvm->srcu, vcpu->srcu_idx);
6949
0f127d12 6950 /*
b95234c8 6951 * 1) We should set ->mode before checking ->requests. Please see
cde9af6e 6952 * the comment in kvm_vcpu_exiting_guest_mode().
b95234c8
PB		 6953 *
6954 * 2) For APICv, we should set ->mode before checking PIR.ON. This
6955 * pairs with the memory barrier implicit in pi_test_and_set_on
6956 * (see vmx_deliver_posted_interrupt).
6957 *
6958 * 3) This also orders the write to mode from any reads to the page
6959 * tables done while the VCPU is running. Please see the comment
6960 * in kvm_flush_remote_tlbs.
6b7e2d09 6961 */
01b71917 6962 smp_mb__after_srcu_read_unlock();
b6c7a5dc 6963
b95234c8
PB		 6964 /*
6965 * This handles the case where a posted interrupt was
6966 * notified with kvm_vcpu_kick.
6967 */
6968 if (kvm_lapic_enabled(vcpu)) {
6969 if (kvm_x86_ops->sync_pir_to_irr && vcpu->arch.apicv_active)
6970 kvm_x86_ops->sync_pir_to_irr(vcpu);
6971 }
32f88400 6972
2fa6e1e1 6973 if (vcpu->mode == EXITING_GUEST_MODE || kvm_request_pending(vcpu)
d94e1dc9 6974 || need_resched() || signal_pending(current)) {
6b7e2d09 6975 vcpu->mode = OUTSIDE_GUEST_MODE;
d94e1dc9 6976 smp_wmb();
6c142801
AK		 6977 local_irq_enable();
6978 preempt_enable();
01b71917 6979 vcpu->srcu_idx = srcu_read_lock(&vcpu->kvm->srcu);
6c142801 6980 r = 1;
d905c069 6981 goto cancel_injection;
6c142801
AK		 6982 }
6983
fc5b7f3b
DM		 6984 kvm_load_guest_xcr0(vcpu);
6985
c43203ca
PB		 6986 if (req_immediate_exit) {
6987 kvm_make_request(KVM_REQ_EVENT, vcpu);
d6185f20 6988 smp_send_reschedule(vcpu->cpu);
c43203ca 6989 }
d6185f20 6990
8b89fe1f
PB		 6991 trace_kvm_entry(vcpu->vcpu_id);
6992 wait_lapic_expire(vcpu);
6edaa530 6993 guest_enter_irqoff();
b6c7a5dc 6994
42dbaa5a 6995 if (unlikely(vcpu->arch.switch_db_regs)) {
42dbaa5a
JK		 6996 set_debugreg(0, 7);
6997 set_debugreg(vcpu->arch.eff_db[0], 0);
6998 set_debugreg(vcpu->arch.eff_db[1], 1);
6999 set_debugreg(vcpu->arch.eff_db[2], 2);
7000 set_debugreg(vcpu->arch.eff_db[3], 3);
c77fb5fe 7001 set_debugreg(vcpu->arch.dr6, 6);
ae561ede 7002 vcpu->arch.switch_db_regs &= ~KVM_DEBUGREG_RELOAD;
42dbaa5a 7003 }
b6c7a5dc 7004
851ba692 7005 kvm_x86_ops->run(vcpu);
b6c7a5dc 7006
c77fb5fe
PB		 7007 /*
7008 * Do this here before restoring debug registers on the host. And
7009 * since we do this before handling the vmexit, a DR access vmexit
7010 * can (a) read the correct value of the debug registers, (b) set
7011 * KVM_DEBUGREG_WONT_EXIT again.
7012 */
7013 if (unlikely(vcpu->arch.switch_db_regs & KVM_DEBUGREG_WONT_EXIT)) {
c77fb5fe
PB		 7014 WARN_ON(vcpu->guest_debug & KVM_GUESTDBG_USE_HW_BP);
7015 kvm_x86_ops->sync_dirty_debug_regs(vcpu);
70e4da7a
PB		 7016 kvm_update_dr0123(vcpu);
7017 kvm_update_dr6(vcpu);
7018 kvm_update_dr7(vcpu);
7019 vcpu->arch.switch_db_regs &= ~KVM_DEBUGREG_RELOAD;
c77fb5fe
PB		 7020 }
7021
24f1e32c
FW		 7022 /*
7023 * If the guest has used debug registers, at least dr7
7024 * will be disabled while returning to the host.
7025 * If we don't have active breakpoints in the host, we don't
7026 * care about the messed up debug address registers. But if
7027 * we have some of them active, restore the old state.
7028 */
59d8eb53 7029 if (hw_breakpoint_active())
24f1e32c 7030 hw_breakpoint_restore();
42dbaa5a 7031
4ba76538 7032 vcpu->arch.last_guest_tsc = kvm_read_l1_tsc(vcpu, rdtsc());
1d5f066e 7033
6b7e2d09 7034 vcpu->mode = OUTSIDE_GUEST_MODE;
d94e1dc9 7035 smp_wmb();
a547c6db 7036
fc5b7f3b
DM		 7037 kvm_put_guest_xcr0(vcpu);
7038
a547c6db 7039 kvm_x86_ops->handle_external_intr(vcpu);
b6c7a5dc
HB		 7040
7041 ++vcpu->stat.exits;
7042
f2485b3e 7043 guest_exit_irqoff();
b6c7a5dc 7044
f2485b3e 7045 local_irq_enable();
b6c7a5dc
HB		 7046 preempt_enable();
7047
f656ce01 7048 vcpu->srcu_idx = srcu_read_lock(&vcpu->kvm->srcu);
3200f405 7049
b6c7a5dc
HB		 7050 /*
7051 * Profile KVM exit RIPs:
7052 */
7053 if (unlikely(prof_on == KVM_PROFILING)) {
5fdbf976
MT		 7054 unsigned long rip = kvm_rip_read(vcpu);
7055 profile_hit(KVM_PROFILING, (void *)rip);
b6c7a5dc
HB		 7056 }
7057
cc578287
ZA		 7058 if (unlikely(vcpu->arch.tsc_always_catchup))
7059 kvm_make_request(KVM_REQ_CLOCK_UPDATE, vcpu);
298101da 7060
5cfb1d5a
MT		 7061 if (vcpu->arch.apic_attention)
7062 kvm_lapic_sync_from_vapic(vcpu);
b93463aa 7063
618232e2 7064 vcpu->arch.gpa_available = false;
851ba692 7065 r = kvm_x86_ops->handle_exit(vcpu);
d905c069
MT		 7066 return r;
7067
7068cancel_injection:
7069 kvm_x86_ops->cancel_injection(vcpu);
ae7a2a3f
MT		 7070 if (unlikely(vcpu->arch.apic_attention))
7071 kvm_lapic_sync_from_vapic(vcpu);
d7690175
MT		 7072out:
7073 return r;
7074}
b6c7a5dc 7075
362c698f
PB		 7076static inline int vcpu_block(struct kvm *kvm, struct kvm_vcpu *vcpu)
7077{
bf9f6ac8
FW		 7078 if (!kvm_arch_vcpu_runnable(vcpu) &&
7079 (!kvm_x86_ops->pre_block || kvm_x86_ops->pre_block(vcpu) == 0)) {
9c8fd1ba
PB		 7080 srcu_read_unlock(&kvm->srcu, vcpu->srcu_idx);
7081 kvm_vcpu_block(vcpu);
7082 vcpu->srcu_idx = srcu_read_lock(&kvm->srcu);
bf9f6ac8
FW		 7083
7084 if (kvm_x86_ops->post_block)
7085 kvm_x86_ops->post_block(vcpu);
7086
9c8fd1ba
PB		 7087 if (!kvm_check_request(KVM_REQ_UNHALT, vcpu))
7088 return 1;
7089 }
362c698f
PB		 7090
7091 kvm_apic_accept_events(vcpu);
7092 switch(vcpu->arch.mp_state) {
7093 case KVM_MP_STATE_HALTED:
7094 vcpu->arch.pv.pv_unhalted = false;
7095 vcpu->arch.mp_state =
7096 KVM_MP_STATE_RUNNABLE;
7097 case KVM_MP_STATE_RUNNABLE:
7098 vcpu->arch.apf.halted = false;
7099 break;
7100 case KVM_MP_STATE_INIT_RECEIVED:
7101 break;
7102 default:
7103 return -EINTR;
7104 break;
7105 }
7106 return 1;
7107}
09cec754 7108
5d9bc648
PB		 7109static inline bool kvm_vcpu_running(struct kvm_vcpu *vcpu)
7110{
0ad3bed6
PB		 7111 if (is_guest_mode(vcpu) && kvm_x86_ops->check_nested_events)
7112 kvm_x86_ops->check_nested_events(vcpu, false);
7113
5d9bc648
PB		 7114 return (vcpu->arch.mp_state == KVM_MP_STATE_RUNNABLE &&
7115 !vcpu->arch.apf.halted);
7116}
7117
362c698f 7118static int vcpu_run(struct kvm_vcpu *vcpu)
d7690175
MT		 7119{
7120 int r;
f656ce01 7121 struct kvm *kvm = vcpu->kvm;
d7690175 7122
f656ce01 7123 vcpu->srcu_idx = srcu_read_lock(&kvm->srcu);
d7690175 7124
362c698f 7125 for (;;) {
58f800d5 7126 if (kvm_vcpu_running(vcpu)) {
851ba692 7127 r = vcpu_enter_guest(vcpu);
bf9f6ac8 7128 } else {
362c698f 7129 r = vcpu_block(kvm, vcpu);
bf9f6ac8
FW		 7130 }
7131
09cec754
GN		 7132 if (r <= 0)
7133 break;
7134
72875d8a 7135 kvm_clear_request(KVM_REQ_PENDING_TIMER, vcpu);
09cec754
GN		 7136 if (kvm_cpu_has_pending_timer(vcpu))
7137 kvm_inject_pending_timer_irqs(vcpu);
7138
782d422b
MG		 7139 if (dm_request_for_irq_injection(vcpu) &&
7140 kvm_vcpu_ready_for_interrupt_injection(vcpu)) {
4ca7dd8c
PB		 7141 r = 0;
7142 vcpu->run->exit_reason = KVM_EXIT_IRQ_WINDOW_OPEN;
09cec754 7143 ++vcpu->stat.request_irq_exits;
362c698f 7144 break;
09cec754 7145 }
af585b92
GN		 7146
7147 kvm_check_async_pf_completion(vcpu);
7148
09cec754
GN		 7149 if (signal_pending(current)) {
7150 r = -EINTR;
851ba692 7151 vcpu->run->exit_reason = KVM_EXIT_INTR;
09cec754 7152 ++vcpu->stat.signal_exits;
362c698f 7153 break;
09cec754
GN		 7154 }
7155 if (need_resched()) {
f656ce01 7156 srcu_read_unlock(&kvm->srcu, vcpu->srcu_idx);
c08ac06a 7157 cond_resched();
f656ce01 7158 vcpu->srcu_idx = srcu_read_lock(&kvm->srcu);
d7690175 7159 }
b6c7a5dc
HB		 7160 }
7161
f656ce01 7162 srcu_read_unlock(&kvm->srcu, vcpu->srcu_idx);
b6c7a5dc
HB		 7163
7164 return r;
7165}
7166
716d51ab
GN		 7167static inline int complete_emulated_io(struct kvm_vcpu *vcpu)
7168{
7169 int r;
7170 vcpu->srcu_idx = srcu_read_lock(&vcpu->kvm->srcu);
7171 r = emulate_instruction(vcpu, EMULTYPE_NO_DECODE);
7172 srcu_read_unlock(&vcpu->kvm->srcu, vcpu->srcu_idx);
7173 if (r != EMULATE_DONE)
7174 return 0;
7175 return 1;
7176}
7177
7178static int complete_emulated_pio(struct kvm_vcpu *vcpu)
7179{
7180 BUG_ON(!vcpu->arch.pio.count);
7181
7182 return complete_emulated_io(vcpu);
7183}
7184
f78146b0
AK		 7185/*
7186 * Implements the following, as a state machine:
7187 *
7188 * read:
7189 * for each fragment
87da7e66
XG		 7190 * for each mmio piece in the fragment
7191 * write gpa, len
7192 * exit
7193 * copy data
f78146b0
AK		 7194 * execute insn
7195 *
7196 * write:
7197 * for each fragment
87da7e66
XG		 7198 * for each mmio piece in the fragment
7199 * write gpa, len
7200 * copy data
7201 * exit
f78146b0 7202 */
716d51ab 7203static int complete_emulated_mmio(struct kvm_vcpu *vcpu)
5287f194
AK		 7204{
7205 struct kvm_run *run = vcpu->run;
f78146b0 7206 struct kvm_mmio_fragment *frag;
87da7e66 7207 unsigned len;
5287f194 7208
716d51ab 7209 BUG_ON(!vcpu->mmio_needed);
5287f194 7210
716d51ab 7211 /* Complete previous fragment */
87da7e66
XG		 7212 frag = &vcpu->mmio_fragments[vcpu->mmio_cur_fragment];
7213 len = min(8u, frag->len);
716d51ab 7214 if (!vcpu->mmio_is_write)
87da7e66
XG		 7215 memcpy(frag->data, run->mmio.data, len);
7216
7217 if (frag->len <= 8) {
7218 /* Switch to the next fragment. */
7219 frag++;
7220 vcpu->mmio_cur_fragment++;
7221 } else {
7222 /* Go forward to the next mmio piece. */
7223 frag->data += len;
7224 frag->gpa += len;
7225 frag->len -= len;
7226 }
7227
a08d3b3b 7228 if (vcpu->mmio_cur_fragment >= vcpu->mmio_nr_fragments) {
716d51ab 7229 vcpu->mmio_needed = 0;
0912c977
PB		 7230
7231 /* FIXME: return into emulator if single-stepping. */
cef4dea0 7232 if (vcpu->mmio_is_write)
716d51ab
GN		 7233 return 1;
7234 vcpu->mmio_read_completed = 1;
7235 return complete_emulated_io(vcpu);
7236 }
87da7e66 7237
716d51ab
GN		 7238 run->exit_reason = KVM_EXIT_MMIO;
7239 run->mmio.phys_addr = frag->gpa;
7240 if (vcpu->mmio_is_write)
87da7e66
XG		 7241 memcpy(run->mmio.data, frag->data, min(8u, frag->len));
7242 run->mmio.len = min(8u, frag->len);
716d51ab
GN		 7243 run->mmio.is_write = vcpu->mmio_is_write;
7244 vcpu->arch.complete_userspace_io = complete_emulated_mmio;
7245 return 0;
5287f194
AK		 7246}
7247
716d51ab 7248
b6c7a5dc
HB		 7249int kvm_arch_vcpu_ioctl_run(struct kvm_vcpu *vcpu, struct kvm_run *kvm_run)
7250{
c5bedc68 7251 struct fpu *fpu = &current->thread.fpu;
b6c7a5dc
HB		 7252 int r;
7253 sigset_t sigsaved;
7254
2ce03d85 7255 fpu__initialize(fpu);
e5c30142 7256
ac9f6dc0
AK		 7257 if (vcpu->sigset_active)
7258 sigprocmask(SIG_SETMASK, &vcpu->sigset, &sigsaved);
7259
a4535290 7260 if (unlikely(vcpu->arch.mp_state == KVM_MP_STATE_UNINITIALIZED)) {
2f173d26
JS		 7261 if (kvm_run->immediate_exit) {
7262 r = -EINTR;
7263 goto out;
7264 }
b6c7a5dc 7265 kvm_vcpu_block(vcpu);
66450a21 7266 kvm_apic_accept_events(vcpu);
72875d8a 7267 kvm_clear_request(KVM_REQ_UNHALT, vcpu);
ac9f6dc0 7268 r = -EAGAIN;
a0595000
JS		 7269 if (signal_pending(current)) {
7270 r = -EINTR;
7271 vcpu->run->exit_reason = KVM_EXIT_INTR;
7272 ++vcpu->stat.signal_exits;
7273 }
ac9f6dc0 7274 goto out;
b6c7a5dc
HB		 7275 }
7276
b6c7a5dc 7277 /* re-sync apic's tpr */
35754c98 7278 if (!lapic_in_kernel(vcpu)) {
eea1cff9
AP		 7279 if (kvm_set_cr8(vcpu, kvm_run->cr8) != 0) {
7280 r = -EINVAL;
7281 goto out;
7282 }
7283 }
b6c7a5dc 7284
716d51ab
GN		 7285 if (unlikely(vcpu->arch.complete_userspace_io)) {
7286 int (*cui)(struct kvm_vcpu *) = vcpu->arch.complete_userspace_io;
7287 vcpu->arch.complete_userspace_io = NULL;
7288 r = cui(vcpu);
7289 if (r <= 0)
7290 goto out;
7291 } else
7292 WARN_ON(vcpu->arch.pio.count || vcpu->mmio_needed);
5287f194 7293
460df4c1
PB		 7294 if (kvm_run->immediate_exit)
7295 r = -EINTR;
7296 else
7297 r = vcpu_run(vcpu);
b6c7a5dc
HB		 7298
7299out:
f1d86e46 7300 post_kvm_run_save(vcpu);
b6c7a5dc
HB		 7301 if (vcpu->sigset_active)
7302 sigprocmask(SIG_SETMASK, &sigsaved, NULL);
7303
b6c7a5dc
HB		 7304 return r;
7305}
7306
7307int kvm_arch_vcpu_ioctl_get_regs(struct kvm_vcpu *vcpu, struct kvm_regs *regs)
7308{
7ae441ea
GN		 7309 if (vcpu->arch.emulate_regs_need_sync_to_vcpu) {
7310 /*
7311 * We are here if userspace calls get_regs() in the middle of
7312 * instruction emulation. Registers state needs to be copied
4a969980 7313 * back from emulation context to vcpu. Userspace shouldn't do
7ae441ea
GN		 7314 * that usually, but some bad designed PV devices (vmware
7315 * backdoor interface) need this to work
7316 */
dd856efa 7317 emulator_writeback_register_cache(&vcpu->arch.emulate_ctxt);
7ae441ea
GN		 7318 vcpu->arch.emulate_regs_need_sync_to_vcpu = false;
7319 }
5fdbf976
MT		 7320 regs->rax = kvm_register_read(vcpu, VCPU_REGS_RAX);
7321 regs->rbx = kvm_register_read(vcpu, VCPU_REGS_RBX);
7322 regs->rcx = kvm_register_read(vcpu, VCPU_REGS_RCX);
7323 regs->rdx = kvm_register_read(vcpu, VCPU_REGS_RDX);
7324 regs->rsi = kvm_register_read(vcpu, VCPU_REGS_RSI);
7325 regs->rdi = kvm_register_read(vcpu, VCPU_REGS_RDI);
7326 regs->rsp = kvm_register_read(vcpu, VCPU_REGS_RSP);
7327 regs->rbp = kvm_register_read(vcpu, VCPU_REGS_RBP);
b6c7a5dc 7328#ifdef CONFIG_X86_64
5fdbf976
MT		 7329 regs->r8 = kvm_register_read(vcpu, VCPU_REGS_R8);
7330 regs->r9 = kvm_register_read(vcpu, VCPU_REGS_R9);
7331 regs->r10 = kvm_register_read(vcpu, VCPU_REGS_R10);
7332 regs->r11 = kvm_register_read(vcpu, VCPU_REGS_R11);
7333 regs->r12 = kvm_register_read(vcpu, VCPU_REGS_R12);
7334 regs->r13 = kvm_register_read(vcpu, VCPU_REGS_R13);
7335 regs->r14 = kvm_register_read(vcpu, VCPU_REGS_R14);
7336 regs->r15 = kvm_register_read(vcpu, VCPU_REGS_R15);
b6c7a5dc
HB		 7337#endif
7338
5fdbf976 7339 regs->rip = kvm_rip_read(vcpu);
91586a3b 7340 regs->rflags = kvm_get_rflags(vcpu);
b6c7a5dc 7341
b6c7a5dc
HB		 7342 return 0;
7343}
7344
7345int kvm_arch_vcpu_ioctl_set_regs(struct kvm_vcpu *vcpu, struct kvm_regs *regs)
7346{
7ae441ea
GN		 7347 vcpu->arch.emulate_regs_need_sync_from_vcpu = true;
7348 vcpu->arch.emulate_regs_need_sync_to_vcpu = false;
7349
5fdbf976
MT		 7350 kvm_register_write(vcpu, VCPU_REGS_RAX, regs->rax);
7351 kvm_register_write(vcpu, VCPU_REGS_RBX, regs->rbx);
7352 kvm_register_write(vcpu, VCPU_REGS_RCX, regs->rcx);
7353 kvm_register_write(vcpu, VCPU_REGS_RDX, regs->rdx);
7354 kvm_register_write(vcpu, VCPU_REGS_RSI, regs->rsi);
7355 kvm_register_write(vcpu, VCPU_REGS_RDI, regs->rdi);
7356 kvm_register_write(vcpu, VCPU_REGS_RSP, regs->rsp);
7357 kvm_register_write(vcpu, VCPU_REGS_RBP, regs->rbp);
b6c7a5dc 7358#ifdef CONFIG_X86_64
5fdbf976
MT		 7359 kvm_register_write(vcpu, VCPU_REGS_R8, regs->r8);
7360 kvm_register_write(vcpu, VCPU_REGS_R9, regs->r9);
7361 kvm_register_write(vcpu, VCPU_REGS_R10, regs->r10);
7362 kvm_register_write(vcpu, VCPU_REGS_R11, regs->r11);
7363 kvm_register_write(vcpu, VCPU_REGS_R12, regs->r12);
7364 kvm_register_write(vcpu, VCPU_REGS_R13, regs->r13);
7365 kvm_register_write(vcpu, VCPU_REGS_R14, regs->r14);
7366 kvm_register_write(vcpu, VCPU_REGS_R15, regs->r15);
b6c7a5dc
HB		 7367#endif
7368
5fdbf976 7369 kvm_rip_write(vcpu, regs->rip);
91586a3b 7370 kvm_set_rflags(vcpu, regs->rflags);
b6c7a5dc 7371
b4f14abd
JK		 7372 vcpu->arch.exception.pending = false;
7373
3842d135
AK		 7374 kvm_make_request(KVM_REQ_EVENT, vcpu);
7375
b6c7a5dc
HB		 7376 return 0;
7377}
7378
b6c7a5dc
HB		 7379void kvm_get_cs_db_l_bits(struct kvm_vcpu *vcpu, int *db, int *l)
7380{
7381 struct kvm_segment cs;
7382
3e6e0aab 7383 kvm_get_segment(vcpu, &cs, VCPU_SREG_CS);
b6c7a5dc
HB		 7384 *db = cs.db;
7385 *l = cs.l;
7386}
7387EXPORT_SYMBOL_GPL(kvm_get_cs_db_l_bits);
7388
7389int kvm_arch_vcpu_ioctl_get_sregs(struct kvm_vcpu *vcpu,
7390 struct kvm_sregs *sregs)
7391{
89a27f4d 7392 struct desc_ptr dt;
b6c7a5dc 7393
3e6e0aab
GT		 7394 kvm_get_segment(vcpu, &sregs->cs, VCPU_SREG_CS);
7395 kvm_get_segment(vcpu, &sregs->ds, VCPU_SREG_DS);
7396 kvm_get_segment(vcpu, &sregs->es, VCPU_SREG_ES);
7397 kvm_get_segment(vcpu, &sregs->fs, VCPU_SREG_FS);
7398 kvm_get_segment(vcpu, &sregs->gs, VCPU_SREG_GS);
7399 kvm_get_segment(vcpu, &sregs->ss, VCPU_SREG_SS);
b6c7a5dc 7400
3e6e0aab
GT		 7401 kvm_get_segment(vcpu, &sregs->tr, VCPU_SREG_TR);
7402 kvm_get_segment(vcpu, &sregs->ldt, VCPU_SREG_LDTR);
b6c7a5dc
HB		 7403
7404 kvm_x86_ops->get_idt(vcpu, &dt);
89a27f4d
GN		 7405 sregs->idt.limit = dt.size;
7406 sregs->idt.base = dt.address;
b6c7a5dc 7407 kvm_x86_ops->get_gdt(vcpu, &dt);
89a27f4d
GN		 7408 sregs->gdt.limit = dt.size;
7409 sregs->gdt.base = dt.address;
b6c7a5dc 7410
4d4ec087 7411 sregs->cr0 = kvm_read_cr0(vcpu);
ad312c7c 7412 sregs->cr2 = vcpu->arch.cr2;
9f8fe504 7413 sregs->cr3 = kvm_read_cr3(vcpu);
fc78f519 7414 sregs->cr4 = kvm_read_cr4(vcpu);
2d3ad1f4 7415 sregs->cr8 = kvm_get_cr8(vcpu);
f6801dff 7416 sregs->efer = vcpu->arch.efer;
b6c7a5dc
HB		 7417 sregs->apic_base = kvm_get_apic_base(vcpu);
7418
923c61bb 7419 memset(sregs->interrupt_bitmap, 0, sizeof sregs->interrupt_bitmap);
b6c7a5dc 7420
36752c9b 7421 if (vcpu->arch.interrupt.pending && !vcpu->arch.interrupt.soft)
14d0bc1f
GN		 7422 set_bit(vcpu->arch.interrupt.nr,
7423 (unsigned long *)sregs->interrupt_bitmap);
16d7a191 7424
b6c7a5dc
HB		 7425 return 0;
7426}
7427
62d9f0db
MT		 7428int kvm_arch_vcpu_ioctl_get_mpstate(struct kvm_vcpu *vcpu,
7429 struct kvm_mp_state *mp_state)
7430{
66450a21 7431 kvm_apic_accept_events(vcpu);
6aef266c
SV		 7432 if (vcpu->arch.mp_state == KVM_MP_STATE_HALTED &&
7433 vcpu->arch.pv.pv_unhalted)
7434 mp_state->mp_state = KVM_MP_STATE_RUNNABLE;
7435 else
7436 mp_state->mp_state = vcpu->arch.mp_state;
7437
62d9f0db
MT		 7438 return 0;
7439}
7440
7441int kvm_arch_vcpu_ioctl_set_mpstate(struct kvm_vcpu *vcpu,
7442 struct kvm_mp_state *mp_state)
7443{
bce87cce 7444 if (!lapic_in_kernel(vcpu) &&
66450a21
JK		 7445 mp_state->mp_state != KVM_MP_STATE_RUNNABLE)
7446 return -EINVAL;
7447
28bf2888
DH		 7448 /* INITs are latched while in SMM */
7449 if ((is_smm(vcpu) || vcpu->arch.smi_pending) &&
7450 (mp_state->mp_state == KVM_MP_STATE_SIPI_RECEIVED ||
7451 mp_state->mp_state == KVM_MP_STATE_INIT_RECEIVED))
7452 return -EINVAL;
7453
66450a21
JK		 7454 if (mp_state->mp_state == KVM_MP_STATE_SIPI_RECEIVED) {
7455 vcpu->arch.mp_state = KVM_MP_STATE_INIT_RECEIVED;
7456 set_bit(KVM_APIC_SIPI, &vcpu->arch.apic->pending_events);
7457 } else
7458 vcpu->arch.mp_state = mp_state->mp_state;
3842d135 7459 kvm_make_request(KVM_REQ_EVENT, vcpu);
62d9f0db
MT		 7460 return 0;
7461}
7462
7f3d35fd
KW		 7463int kvm_task_switch(struct kvm_vcpu *vcpu, u16 tss_selector, int idt_index,
7464 int reason, bool has_error_code, u32 error_code)
b6c7a5dc 7465{
9d74191a 7466 struct x86_emulate_ctxt *ctxt = &vcpu->arch.emulate_ctxt;
8ec4722d 7467 int ret;
e01c2426 7468
8ec4722d 7469 init_emulate_ctxt(vcpu);
c697518a 7470
7f3d35fd 7471 ret = emulator_task_switch(ctxt, tss_selector, idt_index, reason,
9d74191a 7472 has_error_code, error_code);
c697518a 7473
c697518a 7474 if (ret)
19d04437 7475 return EMULATE_FAIL;
37817f29 7476
9d74191a
TY		 7477 kvm_rip_write(vcpu, ctxt->eip);
7478 kvm_set_rflags(vcpu, ctxt->eflags);
3842d135 7479 kvm_make_request(KVM_REQ_EVENT, vcpu);
19d04437 7480 return EMULATE_DONE;
37817f29
IE		 7481}
7482EXPORT_SYMBOL_GPL(kvm_task_switch);
7483
b6c7a5dc
HB		 7484int kvm_arch_vcpu_ioctl_set_sregs(struct kvm_vcpu *vcpu,
7485 struct kvm_sregs *sregs)
7486{
58cb628d 7487 struct msr_data apic_base_msr;
b6c7a5dc 7488 int mmu_reset_needed = 0;
63f42e02 7489 int pending_vec, max_bits, idx;
89a27f4d 7490 struct desc_ptr dt;
b6c7a5dc 7491
d6321d49
RK		 7492 if (!guest_cpuid_has(vcpu, X86_FEATURE_XSAVE) &&
7493 (sregs->cr4 & X86_CR4_OSXSAVE))
6d1068b3
PM		 7494 return -EINVAL;
7495
d3802286
JM		 7496 apic_base_msr.data = sregs->apic_base;
7497 apic_base_msr.host_initiated = true;
7498 if (kvm_set_apic_base(vcpu, &apic_base_msr))
6d1068b3
PM		 7499 return -EINVAL;
7500
89a27f4d
GN		 7501 dt.size = sregs->idt.limit;
7502 dt.address = sregs->idt.base;
b6c7a5dc 7503 kvm_x86_ops->set_idt(vcpu, &dt);
89a27f4d
GN		 7504 dt.size = sregs->gdt.limit;
7505 dt.address = sregs->gdt.base;
b6c7a5dc
HB		 7506 kvm_x86_ops->set_gdt(vcpu, &dt);
7507
ad312c7c 7508 vcpu->arch.cr2 = sregs->cr2;
9f8fe504 7509 mmu_reset_needed |= kvm_read_cr3(vcpu) != sregs->cr3;
dc7e795e 7510 vcpu->arch.cr3 = sregs->cr3;
aff48baa 7511 __set_bit(VCPU_EXREG_CR3, (ulong *)&vcpu->arch.regs_avail);
b6c7a5dc 7512
2d3ad1f4 7513 kvm_set_cr8(vcpu, sregs->cr8);
b6c7a5dc 7514
f6801dff 7515 mmu_reset_needed |= vcpu->arch.efer != sregs->efer;
b6c7a5dc 7516 kvm_x86_ops->set_efer(vcpu, sregs->efer);
b6c7a5dc 7517
4d4ec087 7518 mmu_reset_needed |= kvm_read_cr0(vcpu) != sregs->cr0;
b6c7a5dc 7519 kvm_x86_ops->set_cr0(vcpu, sregs->cr0);
d7306163 7520 vcpu->arch.cr0 = sregs->cr0;
b6c7a5dc 7521
fc78f519 7522 mmu_reset_needed |= kvm_read_cr4(vcpu) != sregs->cr4;
b6c7a5dc 7523 kvm_x86_ops->set_cr4(vcpu, sregs->cr4);
b9baba86 7524 if (sregs->cr4 & (X86_CR4_OSXSAVE | X86_CR4_PKE))
00b27a3e 7525 kvm_update_cpuid(vcpu);
63f42e02
XG		 7526
7527 idx = srcu_read_lock(&vcpu->kvm->srcu);
7c93be44 7528 if (!is_long_mode(vcpu) && is_pae(vcpu)) {
9f8fe504 7529 load_pdptrs(vcpu, vcpu->arch.walk_mmu, kvm_read_cr3(vcpu));
7c93be44
MT		 7530 mmu_reset_needed = 1;
7531 }
63f42e02 7532 srcu_read_unlock(&vcpu->kvm->srcu, idx);
b6c7a5dc
HB		 7533
7534 if (mmu_reset_needed)
7535 kvm_mmu_reset_context(vcpu);
7536
a50abc3b 7537 max_bits = KVM_NR_INTERRUPTS;
923c61bb
GN		 7538 pending_vec = find_first_bit(
7539 (const unsigned long *)sregs->interrupt_bitmap, max_bits);
7540 if (pending_vec < max_bits) {
66fd3f7f 7541 kvm_queue_interrupt(vcpu, pending_vec, false);
923c61bb 7542 pr_debug("Set back pending irq %d\n", pending_vec);
b6c7a5dc
HB		 7543 }
7544
3e6e0aab
GT		 7545 kvm_set_segment(vcpu, &sregs->cs, VCPU_SREG_CS);
7546 kvm_set_segment(vcpu, &sregs->ds, VCPU_SREG_DS);
7547 kvm_set_segment(vcpu, &sregs->es, VCPU_SREG_ES);
7548 kvm_set_segment(vcpu, &sregs->fs, VCPU_SREG_FS);
7549 kvm_set_segment(vcpu, &sregs->gs, VCPU_SREG_GS);
7550 kvm_set_segment(vcpu, &sregs->ss, VCPU_SREG_SS);
b6c7a5dc 7551
3e6e0aab
GT		 7552 kvm_set_segment(vcpu, &sregs->tr, VCPU_SREG_TR);
7553 kvm_set_segment(vcpu, &sregs->ldt, VCPU_SREG_LDTR);
b6c7a5dc 7554
5f0269f5
ME		 7555 update_cr8_intercept(vcpu);
7556
9c3e4aab 7557 /* Older userspace won't unhalt the vcpu on reset. */
c5af89b6 7558 if (kvm_vcpu_is_bsp(vcpu) && kvm_rip_read(vcpu) == 0xfff0 &&
9c3e4aab 7559 sregs->cs.selector == 0xf000 && sregs->cs.base == 0xffff0000 &&
3eeb3288 7560 !is_protmode(vcpu))
9c3e4aab
MT		 7561 vcpu->arch.mp_state = KVM_MP_STATE_RUNNABLE;
7562
3842d135
AK		 7563 kvm_make_request(KVM_REQ_EVENT, vcpu);
7564
b6c7a5dc
HB		 7565 return 0;
7566}
7567
d0bfb940
JK		 7568int kvm_arch_vcpu_ioctl_set_guest_debug(struct kvm_vcpu *vcpu,
7569 struct kvm_guest_debug *dbg)
b6c7a5dc 7570{
355be0b9 7571 unsigned long rflags;
ae675ef0 7572 int i, r;
b6c7a5dc 7573
4f926bf2
JK		 7574 if (dbg->control & (KVM_GUESTDBG_INJECT_DB | KVM_GUESTDBG_INJECT_BP)) {
7575 r = -EBUSY;
7576 if (vcpu->arch.exception.pending)
2122ff5e 7577 goto out;
4f926bf2
JK		 7578 if (dbg->control & KVM_GUESTDBG_INJECT_DB)
7579 kvm_queue_exception(vcpu, DB_VECTOR);
7580 else
7581 kvm_queue_exception(vcpu, BP_VECTOR);
7582 }
7583
91586a3b
JK		 7584 /*
7585 * Read rflags as long as potentially injected trace flags are still
7586 * filtered out.
7587 */
7588 rflags = kvm_get_rflags(vcpu);
355be0b9
JK		 7589
7590 vcpu->guest_debug = dbg->control;
7591 if (!(vcpu->guest_debug & KVM_GUESTDBG_ENABLE))
7592 vcpu->guest_debug = 0;
7593
7594 if (vcpu->guest_debug & KVM_GUESTDBG_USE_HW_BP) {
ae675ef0
JK		 7595 for (i = 0; i < KVM_NR_DB_REGS; ++i)
7596 vcpu->arch.eff_db[i] = dbg->arch.debugreg[i];
c8639010 7597 vcpu->arch.guest_debug_dr7 = dbg->arch.debugreg[7];
ae675ef0
JK		 7598 } else {
7599 for (i = 0; i < KVM_NR_DB_REGS; i++)
7600 vcpu->arch.eff_db[i] = vcpu->arch.db[i];
ae675ef0 7601 }
c8639010 7602 kvm_update_dr7(vcpu);
ae675ef0 7603
f92653ee
JK		 7604 if (vcpu->guest_debug & KVM_GUESTDBG_SINGLESTEP)
7605 vcpu->arch.singlestep_rip = kvm_rip_read(vcpu) +
7606 get_segment_base(vcpu, VCPU_SREG_CS);
94fe45da 7607
91586a3b
JK		 7608 /*
7609 * Trigger an rflags update that will inject or remove the trace
7610 * flags.
7611 */
7612 kvm_set_rflags(vcpu, rflags);
b6c7a5dc 7613
a96036b8 7614 kvm_x86_ops->update_bp_intercept(vcpu);
b6c7a5dc 7615
4f926bf2 7616 r = 0;
d0bfb940 7617
2122ff5e 7618out:
b6c7a5dc
HB		 7619
7620 return r;
7621}
7622
8b006791
ZX		 7623/*
7624 * Translate a guest virtual address to a guest physical address.
7625 */
7626int kvm_arch_vcpu_ioctl_translate(struct kvm_vcpu *vcpu,
7627 struct kvm_translation *tr)
7628{
7629 unsigned long vaddr = tr->linear_address;
7630 gpa_t gpa;
f656ce01 7631 int idx;
8b006791 7632
f656ce01 7633 idx = srcu_read_lock(&vcpu->kvm->srcu);
1871c602 7634 gpa = kvm_mmu_gva_to_gpa_system(vcpu, vaddr, NULL);
f656ce01 7635 srcu_read_unlock(&vcpu->kvm->srcu, idx);
8b006791
ZX		 7636 tr->physical_address = gpa;
7637 tr->valid = gpa != UNMAPPED_GVA;
7638 tr->writeable = 1;
7639 tr->usermode = 0;
8b006791
ZX		 7640
7641 return 0;
7642}
7643
d0752060
HB		 7644int kvm_arch_vcpu_ioctl_get_fpu(struct kvm_vcpu *vcpu, struct kvm_fpu *fpu)
7645{
c47ada30 7646 struct fxregs_state *fxsave =
7366ed77 7647 &vcpu->arch.guest_fpu.state.fxsave;
d0752060 7648
d0752060
HB		 7649 memcpy(fpu->fpr, fxsave->st_space, 128);
7650 fpu->fcw = fxsave->cwd;
7651 fpu->fsw = fxsave->swd;
7652 fpu->ftwx = fxsave->twd;
7653 fpu->last_opcode = fxsave->fop;
7654 fpu->last_ip = fxsave->rip;
7655 fpu->last_dp = fxsave->rdp;
7656 memcpy(fpu->xmm, fxsave->xmm_space, sizeof fxsave->xmm_space);
7657
d0752060
HB		 7658 return 0;
7659}
7660
7661int kvm_arch_vcpu_ioctl_set_fpu(struct kvm_vcpu *vcpu, struct kvm_fpu *fpu)
7662{
c47ada30 7663 struct fxregs_state *fxsave =
7366ed77 7664 &vcpu->arch.guest_fpu.state.fxsave;
d0752060 7665
d0752060
HB		 7666 memcpy(fxsave->st_space, fpu->fpr, 128);
7667 fxsave->cwd = fpu->fcw;
7668 fxsave->swd = fpu->fsw;
7669 fxsave->twd = fpu->ftwx;
7670 fxsave->fop = fpu->last_opcode;
7671 fxsave->rip = fpu->last_ip;
7672 fxsave->rdp = fpu->last_dp;
7673 memcpy(fxsave->xmm_space, fpu->xmm, sizeof fxsave->xmm_space);
7674
d0752060
HB		 7675 return 0;
7676}
7677
0ee6a517 7678static void fx_init(struct kvm_vcpu *vcpu)
d0752060 7679{
bf935b0b 7680 fpstate_init(&vcpu->arch.guest_fpu.state);
782511b0 7681 if (boot_cpu_has(X86_FEATURE_XSAVES))
7366ed77 7682 vcpu->arch.guest_fpu.state.xsave.header.xcomp_bv =
df1daba7 7683 host_xcr0 | XSTATE_COMPACTION_ENABLED;
d0752060 7684
2acf923e
DC		 7685 /*
7686 * Ensure guest xcr0 is valid for loading
7687 */
d91cab78 7688 vcpu->arch.xcr0 = XFEATURE_MASK_FP;
2acf923e 7689
ad312c7c 7690 vcpu->arch.cr0 |= X86_CR0_ET;
d0752060 7691}
d0752060
HB		 7692
7693void kvm_load_guest_fpu(struct kvm_vcpu *vcpu)
7694{
2608d7a1 7695 if (vcpu->guest_fpu_loaded)
d0752060
HB		 7696 return;
7697
2acf923e
DC		 7698 /*
7699 * Restore all possible states in the guest,
7700 * and assume host would use all available bits.
7701 * Guest xcr0 would be loaded later.
7702 */
d0752060 7703 vcpu->guest_fpu_loaded = 1;
b1a74bf8 7704 __kernel_fpu_begin();
38cfd5e3
PB		 7705 /* PKRU is separately restored in kvm_x86_ops->run. */
7706 __copy_kernel_to_fpregs(&vcpu->arch.guest_fpu.state,
7707 ~XFEATURE_MASK_PKRU);
0c04851c 7708 trace_kvm_fpu(1);
d0752060 7709}
d0752060
HB		 7710
7711void kvm_put_guest_fpu(struct kvm_vcpu *vcpu)
7712{
3d42de25 7713 if (!vcpu->guest_fpu_loaded)
d0752060
HB		 7714 return;
7715
7716 vcpu->guest_fpu_loaded = 0;
4f836347 7717 copy_fpregs_to_fpstate(&vcpu->arch.guest_fpu);
b1a74bf8 7718 __kernel_fpu_end();
f096ed85 7719 ++vcpu->stat.fpu_reload;
0c04851c 7720 trace_kvm_fpu(0);
d0752060 7721}
e9b11c17
ZX		 7722
7723void kvm_arch_vcpu_free(struct kvm_vcpu *vcpu)
7724{
bd768e14
IY		 7725 void *wbinvd_dirty_mask = vcpu->arch.wbinvd_dirty_mask;
7726
12f9a48f 7727 kvmclock_reset(vcpu);
7f1ea208 7728
e9b11c17 7729 kvm_x86_ops->vcpu_free(vcpu);
bd768e14 7730 free_cpumask_var(wbinvd_dirty_mask);
e9b11c17
ZX		 7731}
7732
7733struct kvm_vcpu *kvm_arch_vcpu_create(struct kvm *kvm,
7734 unsigned int id)
7735{
c447e76b
LL		 7736 struct kvm_vcpu *vcpu;
7737
6755bae8
ZA		 7738 if (check_tsc_unstable() && atomic_read(&kvm->online_vcpus) != 0)
7739 printk_once(KERN_WARNING
7740 "kvm: SMP vm created on host with unstable TSC; "
7741 "guest TSC will not be reliable\n");
c447e76b
LL		 7742
7743 vcpu = kvm_x86_ops->vcpu_create(kvm, id);
7744
c447e76b 7745 return vcpu;
26e5215f 7746}
e9b11c17 7747
26e5215f
AK		 7748int kvm_arch_vcpu_setup(struct kvm_vcpu *vcpu)
7749{
7750 int r;
e9b11c17 7751
19efffa2 7752 kvm_vcpu_mtrr_init(vcpu);
9fc77441
MT		 7753 r = vcpu_load(vcpu);
7754 if (r)
7755 return r;
d28bc9dd 7756 kvm_vcpu_reset(vcpu, false);
8a3c1a33 7757 kvm_mmu_setup(vcpu);
e9b11c17 7758 vcpu_put(vcpu);
26e5215f 7759 return r;
e9b11c17
ZX		 7760}
7761
31928aa5 7762void kvm_arch_vcpu_postcreate(struct kvm_vcpu *vcpu)
42897d86 7763{
8fe8ab46 7764 struct msr_data msr;
332967a3 7765 struct kvm *kvm = vcpu->kvm;
42897d86 7766
d3457c87
RK		 7767 kvm_hv_vcpu_postcreate(vcpu);
7768
31928aa5
DD		 7769 if (vcpu_load(vcpu))
7770 return;
8fe8ab46
WA		 7771 msr.data = 0x0;
7772 msr.index = MSR_IA32_TSC;
7773 msr.host_initiated = true;
7774 kvm_write_tsc(vcpu, &msr);
42897d86
MT		 7775 vcpu_put(vcpu);
7776
630994b3
MT		 7777 if (!kvmclock_periodic_sync)
7778 return;
7779
332967a3
AJ		 7780 schedule_delayed_work(&kvm->arch.kvmclock_sync_work,
7781 KVMCLOCK_SYNC_PERIOD);
42897d86
MT		 7782}
7783
d40ccc62 7784void kvm_arch_vcpu_destroy(struct kvm_vcpu *vcpu)
e9b11c17 7785{
9fc77441 7786 int r;
344d9588
GN		 7787 vcpu->arch.apf.msr_val = 0;
7788
9fc77441
MT		 7789 r = vcpu_load(vcpu);
7790 BUG_ON(r);
e9b11c17
ZX		 7791 kvm_mmu_unload(vcpu);
7792 vcpu_put(vcpu);
7793
7794 kvm_x86_ops->vcpu_free(vcpu);
7795}
7796
d28bc9dd 7797void kvm_vcpu_reset(struct kvm_vcpu *vcpu, bool init_event)
e9b11c17 7798{
e69fab5d
PB		 7799 vcpu->arch.hflags = 0;
7800
c43203ca 7801 vcpu->arch.smi_pending = 0;
7460fb4a
AK		 7802 atomic_set(&vcpu->arch.nmi_queued, 0);
7803 vcpu->arch.nmi_pending = 0;
448fa4a9 7804 vcpu->arch.nmi_injected = false;
5f7552d4
NA		 7805 kvm_clear_interrupt_queue(vcpu);
7806 kvm_clear_exception_queue(vcpu);
664f8e26 7807 vcpu->arch.exception.pending = false;
448fa4a9 7808
42dbaa5a 7809 memset(vcpu->arch.db, 0, sizeof(vcpu->arch.db));
ae561ede 7810 kvm_update_dr0123(vcpu);
6f43ed01 7811 vcpu->arch.dr6 = DR6_INIT;
73aaf249 7812 kvm_update_dr6(vcpu);
42dbaa5a 7813 vcpu->arch.dr7 = DR7_FIXED_1;
c8639010 7814 kvm_update_dr7(vcpu);
42dbaa5a 7815
1119022c
NA		 7816 vcpu->arch.cr2 = 0;
7817
3842d135 7818 kvm_make_request(KVM_REQ_EVENT, vcpu);
344d9588 7819 vcpu->arch.apf.msr_val = 0;
c9aaa895 7820 vcpu->arch.st.msr_val = 0;
3842d135 7821
12f9a48f
GC		 7822 kvmclock_reset(vcpu);
7823
af585b92
GN		 7824 kvm_clear_async_pf_completion_queue(vcpu);
7825 kvm_async_pf_hash_reset(vcpu);
7826 vcpu->arch.apf.halted = false;
3842d135 7827
a554d207
WL		 7828 if (kvm_mpx_supported()) {
7829 void *mpx_state_buffer;
7830
7831 /*
7832 * To avoid have the INIT path from kvm_apic_has_events() that be
7833 * called with loaded FPU and does not let userspace fix the state.
7834 */
7835 kvm_put_guest_fpu(vcpu);
7836 mpx_state_buffer = get_xsave_addr(&vcpu->arch.guest_fpu.state.xsave,
7837 XFEATURE_MASK_BNDREGS);
7838 if (mpx_state_buffer)
7839 memset(mpx_state_buffer, 0, sizeof(struct mpx_bndreg_state));
7840 mpx_state_buffer = get_xsave_addr(&vcpu->arch.guest_fpu.state.xsave,
7841 XFEATURE_MASK_BNDCSR);
7842 if (mpx_state_buffer)
7843 memset(mpx_state_buffer, 0, sizeof(struct mpx_bndcsr));
7844 }
7845
64d60670 7846 if (!init_event) {
d28bc9dd 7847 kvm_pmu_reset(vcpu);
64d60670 7848 vcpu->arch.smbase = 0x30000;
db2336a8
KH		 7849
7850 vcpu->arch.msr_platform_info = MSR_PLATFORM_INFO_CPUID_FAULT;
7851 vcpu->arch.msr_misc_features_enables = 0;
a554d207
WL		 7852
7853 vcpu->arch.xcr0 = XFEATURE_MASK_FP;
64d60670 7854 }
f5132b01 7855
66f7b72e
JS		 7856 memset(vcpu->arch.regs, 0, sizeof(vcpu->arch.regs));
7857 vcpu->arch.regs_avail = ~0;
7858 vcpu->arch.regs_dirty = ~0;
7859
a554d207
WL		 7860 vcpu->arch.ia32_xss = 0;
7861
d28bc9dd 7862 kvm_x86_ops->vcpu_reset(vcpu, init_event);
e9b11c17
ZX		 7863}
7864
2b4a273b 7865void kvm_vcpu_deliver_sipi_vector(struct kvm_vcpu *vcpu, u8 vector)
66450a21
JK		 7866{
7867 struct kvm_segment cs;
7868
7869 kvm_get_segment(vcpu, &cs, VCPU_SREG_CS);
7870 cs.selector = vector << 8;
7871 cs.base = vector << 12;
7872 kvm_set_segment(vcpu, &cs, VCPU_SREG_CS);
7873 kvm_rip_write(vcpu, 0);
e9b11c17
ZX		 7874}
7875
13a34e06 7876int kvm_arch_hardware_enable(void)
e9b11c17 7877{
ca84d1a2
ZA		 7878 struct kvm *kvm;
7879 struct kvm_vcpu *vcpu;
7880 int i;
0dd6a6ed
ZA		 7881 int ret;
7882 u64 local_tsc;
7883 u64 max_tsc = 0;
7884 bool stable, backwards_tsc = false;
18863bdd
AK		 7885
7886 kvm_shared_msr_cpu_online();
13a34e06 7887 ret = kvm_x86_ops->hardware_enable();
0dd6a6ed
ZA		 7888 if (ret != 0)
7889 return ret;
7890
4ea1636b 7891 local_tsc = rdtsc();
0dd6a6ed
ZA		 7892 stable = !check_tsc_unstable();
7893 list_for_each_entry(kvm, &vm_list, vm_list) {
7894 kvm_for_each_vcpu(i, vcpu, kvm) {
7895 if (!stable && vcpu->cpu == smp_processor_id())
105b21bb 7896 kvm_make_request(KVM_REQ_CLOCK_UPDATE, vcpu);
0dd6a6ed
ZA		 7897 if (stable && vcpu->arch.last_host_tsc > local_tsc) {
7898 backwards_tsc = true;
7899 if (vcpu->arch.last_host_tsc > max_tsc)
7900 max_tsc = vcpu->arch.last_host_tsc;
7901 }
7902 }
7903 }
7904
7905 /*
7906 * Sometimes, even reliable TSCs go backwards. This happens on
7907 * platforms that reset TSC during suspend or hibernate actions, but
7908 * maintain synchronization. We must compensate. Fortunately, we can
7909 * detect that condition here, which happens early in CPU bringup,
7910 * before any KVM threads can be running. Unfortunately, we can't
7911 * bring the TSCs fully up to date with real time, as we aren't yet far
7912 * enough into CPU bringup that we know how much real time has actually
108b249c 7913 * elapsed; our helper function, ktime_get_boot_ns() will be using boot
0dd6a6ed
ZA		 7914 * variables that haven't been updated yet.
7915 *
7916 * So we simply find the maximum observed TSC above, then record the
7917 * adjustment to TSC in each VCPU. When the VCPU later gets loaded,
7918 * the adjustment will be applied. Note that we accumulate
7919 * adjustments, in case multiple suspend cycles happen before some VCPU
7920 * gets a chance to run again. In the event that no KVM threads get a
7921 * chance to run, we will miss the entire elapsed period, as we'll have
7922 * reset last_host_tsc, so VCPUs will not have the TSC adjusted and may
7923 * loose cycle time. This isn't too big a deal, since the loss will be
7924 * uniform across all VCPUs (not to mention the scenario is extremely
7925 * unlikely). It is possible that a second hibernate recovery happens
7926 * much faster than a first, causing the observed TSC here to be
7927 * smaller; this would require additional padding adjustment, which is
7928 * why we set last_host_tsc to the local tsc observed here.
7929 *
7930 * N.B. - this code below runs only on platforms with reliable TSC,
7931 * as that is the only way backwards_tsc is set above. Also note
7932 * that this runs for ALL vcpus, which is not a bug; all VCPUs should
7933 * have the same delta_cyc adjustment applied if backwards_tsc
7934 * is detected. Note further, this adjustment is only done once,
7935 * as we reset last_host_tsc on all VCPUs to stop this from being
7936 * called multiple times (one for each physical CPU bringup).
7937 *
4a969980 7938 * Platforms with unreliable TSCs don't have to deal with this, they
0dd6a6ed
ZA		 7939 * will be compensated by the logic in vcpu_load, which sets the TSC to
7940 * catchup mode. This will catchup all VCPUs to real time, but cannot
7941 * guarantee that they stay in perfect synchronization.
7942 */
7943 if (backwards_tsc) {
7944 u64 delta_cyc = max_tsc - local_tsc;
7945 list_for_each_entry(kvm, &vm_list, vm_list) {
a826faf1 7946 kvm->arch.backwards_tsc_observed = true;
0dd6a6ed
ZA		 7947 kvm_for_each_vcpu(i, vcpu, kvm) {
7948 vcpu->arch.tsc_offset_adjustment += delta_cyc;
7949 vcpu->arch.last_host_tsc = local_tsc;
105b21bb 7950 kvm_make_request(KVM_REQ_MASTERCLOCK_UPDATE, vcpu);
0dd6a6ed
ZA		 7951 }
7952
7953 /*
7954 * We have to disable TSC offset matching.. if you were
7955 * booting a VM while issuing an S4 host suspend....
7956 * you may have some problem. Solving this issue is
7957 * left as an exercise to the reader.
7958 */
7959 kvm->arch.last_tsc_nsec = 0;
7960 kvm->arch.last_tsc_write = 0;
7961 }
7962
7963 }
7964 return 0;
e9b11c17
ZX		 7965}
7966
13a34e06 7967void kvm_arch_hardware_disable(void)
e9b11c17 7968{
13a34e06
RK		 7969 kvm_x86_ops->hardware_disable();
7970 drop_user_return_notifiers();
e9b11c17
ZX		 7971}
7972
7973int kvm_arch_hardware_setup(void)
7974{
9e9c3fe4
NA		 7975 int r;
7976
7977 r = kvm_x86_ops->hardware_setup();
7978 if (r != 0)
7979 return r;
7980
35181e86
HZ		 7981 if (kvm_has_tsc_control) {
7982 /*
7983 * Make sure the user can only configure tsc_khz values that
7984 * fit into a signed integer.
7985 * A min value is not calculated needed because it will always
7986 * be 1 on all machines.
7987 */
7988 u64 max = min(0x7fffffffULL,
7989 __scale_tsc(kvm_max_tsc_scaling_ratio, tsc_khz));
7990 kvm_max_guest_tsc_khz = max;
7991
ad721883 7992 kvm_default_tsc_scaling_ratio = 1ULL << kvm_tsc_scaling_ratio_frac_bits;
35181e86 7993 }
ad721883 7994
9e9c3fe4
NA		 7995 kvm_init_msr_list();
7996 return 0;
e9b11c17
ZX		 7997}
7998
7999void kvm_arch_hardware_unsetup(void)
8000{
8001 kvm_x86_ops->hardware_unsetup();
8002}
8003
8004void kvm_arch_check_processor_compat(void *rtn)
8005{
8006 kvm_x86_ops->check_processor_compatibility(rtn);
d71ba788
PB		 8007}
8008
8009bool kvm_vcpu_is_reset_bsp(struct kvm_vcpu *vcpu)
8010{
8011 return vcpu->kvm->arch.bsp_vcpu_id == vcpu->vcpu_id;
8012}
8013EXPORT_SYMBOL_GPL(kvm_vcpu_is_reset_bsp);
8014
8015bool kvm_vcpu_is_bsp(struct kvm_vcpu *vcpu)
8016{
8017 return (vcpu->arch.apic_base & MSR_IA32_APICBASE_BSP) != 0;
e9b11c17
ZX		 8018}
8019
54e9818f 8020struct static_key kvm_no_apic_vcpu __read_mostly;
bce87cce 8021EXPORT_SYMBOL_GPL(kvm_no_apic_vcpu);
54e9818f 8022
e9b11c17
ZX		 8023int kvm_arch_vcpu_init(struct kvm_vcpu *vcpu)
8024{
8025 struct page *page;
e9b11c17
ZX		 8026 int r;
8027
b2a05fef 8028 vcpu->arch.apicv_active = kvm_x86_ops->get_enable_apicv(vcpu);
9aabc88f 8029 vcpu->arch.emulate_ctxt.ops = &emulate_ops;
26de7988 8030 if (!irqchip_in_kernel(vcpu->kvm) || kvm_vcpu_is_reset_bsp(vcpu))
a4535290 8031 vcpu->arch.mp_state = KVM_MP_STATE_RUNNABLE;
e9b11c17 8032 else
a4535290 8033 vcpu->arch.mp_state = KVM_MP_STATE_UNINITIALIZED;
e9b11c17
ZX		 8034
8035 page = alloc_page(GFP_KERNEL | __GFP_ZERO);
8036 if (!page) {
8037 r = -ENOMEM;
8038 goto fail;
8039 }
ad312c7c 8040 vcpu->arch.pio_data = page_address(page);
e9b11c17 8041
cc578287 8042 kvm_set_tsc_khz(vcpu, max_tsc_khz);
c285545f 8043
e9b11c17
ZX		 8044 r = kvm_mmu_create(vcpu);
8045 if (r < 0)
8046 goto fail_free_pio_data;
8047
26de7988 8048 if (irqchip_in_kernel(vcpu->kvm)) {
e9b11c17
ZX		 8049 r = kvm_create_lapic(vcpu);
8050 if (r < 0)
8051 goto fail_mmu_destroy;
54e9818f
GN		 8052 } else
8053 static_key_slow_inc(&kvm_no_apic_vcpu);
e9b11c17 8054
890ca9ae
HY		 8055 vcpu->arch.mce_banks = kzalloc(KVM_MAX_MCE_BANKS * sizeof(u64) * 4,
8056 GFP_KERNEL);
8057 if (!vcpu->arch.mce_banks) {
8058 r = -ENOMEM;
443c39bc 8059 goto fail_free_lapic;
890ca9ae
HY		 8060 }
8061 vcpu->arch.mcg_cap = KVM_MAX_MCE_BANKS;
8062
f1797359
WY		 8063 if (!zalloc_cpumask_var(&vcpu->arch.wbinvd_dirty_mask, GFP_KERNEL)) {
8064 r = -ENOMEM;
f5f48ee1 8065 goto fail_free_mce_banks;
f1797359 8066 }
f5f48ee1 8067
0ee6a517 8068 fx_init(vcpu);
66f7b72e 8069
4344ee98 8070 vcpu->arch.guest_xstate_size = XSAVE_HDR_SIZE + XSAVE_HDR_OFFSET;
d7876f1b 8071
5a4f55cd
EK		 8072 vcpu->arch.maxphyaddr = cpuid_query_maxphyaddr(vcpu);
8073
74545705
RK		 8074 vcpu->arch.pat = MSR_IA32_CR_PAT_DEFAULT;
8075
af585b92 8076 kvm_async_pf_hash_reset(vcpu);
f5132b01 8077 kvm_pmu_init(vcpu);
af585b92 8078
1c1a9ce9 8079 vcpu->arch.pending_external_vector = -1;
de63ad4c 8080 vcpu->arch.preempted_in_kernel = false;
1c1a9ce9 8081
5c919412
AS		 8082 kvm_hv_vcpu_init(vcpu);
8083
e9b11c17 8084 return 0;
0ee6a517 8085
f5f48ee1
SY		 8086fail_free_mce_banks:
8087 kfree(vcpu->arch.mce_banks);
443c39bc
WY		 8088fail_free_lapic:
8089 kvm_free_lapic(vcpu);
e9b11c17
ZX		 8090fail_mmu_destroy:
8091 kvm_mmu_destroy(vcpu);
8092fail_free_pio_data:
ad312c7c 8093 free_page((unsigned long)vcpu->arch.pio_data);
e9b11c17
ZX		 8094fail:
8095 return r;
8096}
8097
8098void kvm_arch_vcpu_uninit(struct kvm_vcpu *vcpu)
8099{
f656ce01
MT		 8100 int idx;
8101
1f4b34f8 8102 kvm_hv_vcpu_uninit(vcpu);
f5132b01 8103 kvm_pmu_destroy(vcpu);
36cb93fd 8104 kfree(vcpu->arch.mce_banks);
e9b11c17 8105 kvm_free_lapic(vcpu);
f656ce01 8106 idx = srcu_read_lock(&vcpu->kvm->srcu);
e9b11c17 8107 kvm_mmu_destroy(vcpu);
f656ce01 8108 srcu_read_unlock(&vcpu->kvm->srcu, idx);
ad312c7c 8109 free_page((unsigned long)vcpu->arch.pio_data);
35754c98 8110 if (!lapic_in_kernel(vcpu))
54e9818f 8111 static_key_slow_dec(&kvm_no_apic_vcpu);
e9b11c17 8112}
d19a9cd2 8113
e790d9ef
RK		 8114void kvm_arch_sched_in(struct kvm_vcpu *vcpu, int cpu)
8115{
ae97a3b8 8116 kvm_x86_ops->sched_in(vcpu, cpu);
e790d9ef
RK		 8117}
8118
e08b9637 8119int kvm_arch_init_vm(struct kvm *kvm, unsigned long type)
d19a9cd2 8120{
e08b9637
CO		 8121 if (type)
8122 return -EINVAL;
8123
6ef768fa 8124 INIT_HLIST_HEAD(&kvm->arch.mask_notifier_list);
f05e70ac 8125 INIT_LIST_HEAD(&kvm->arch.active_mmu_pages);
365c8868 8126 INIT_LIST_HEAD(&kvm->arch.zapped_obsolete_pages);
4d5c5d0f 8127 INIT_LIST_HEAD(&kvm->arch.assigned_dev_head);
e0f0bbc5 8128 atomic_set(&kvm->arch.noncoherent_dma_count, 0);
d19a9cd2 8129
5550af4d
SY		 8130 /* Reserve bit 0 of irq_sources_bitmap for userspace irq source */
8131 set_bit(KVM_USERSPACE_IRQ_SOURCE_ID, &kvm->arch.irq_sources_bitmap);
7a84428a
AW		 8132 /* Reserve bit 1 of irq_sources_bitmap for irqfd-resampler */
8133 set_bit(KVM_IRQFD_RESAMPLE_IRQ_SOURCE_ID,
8134 &kvm->arch.irq_sources_bitmap);
5550af4d 8135
038f8c11 8136 raw_spin_lock_init(&kvm->arch.tsc_write_lock);
1e08ec4a 8137 mutex_init(&kvm->arch.apic_map_lock);
3f5ad8be 8138 mutex_init(&kvm->arch.hyperv.hv_lock);
d828199e
MT		 8139 spin_lock_init(&kvm->arch.pvclock_gtod_sync_lock);
8140
108b249c 8141 kvm->arch.kvmclock_offset = -ktime_get_boot_ns();
d828199e 8142 pvclock_update_vm_gtod_copy(kvm);
53f658b3 8143
7e44e449 8144 INIT_DELAYED_WORK(&kvm->arch.kvmclock_update_work, kvmclock_update_fn);
332967a3 8145 INIT_DELAYED_WORK(&kvm->arch.kvmclock_sync_work, kvmclock_sync_fn);
7e44e449 8146
0eb05bf2 8147 kvm_page_track_init(kvm);
13d268ca 8148 kvm_mmu_init_vm(kvm);
0eb05bf2 8149
03543133
SS		 8150 if (kvm_x86_ops->vm_init)
8151 return kvm_x86_ops->vm_init(kvm);
8152
d89f5eff 8153 return 0;
d19a9cd2
ZX		 8154}
8155
8156static void kvm_unload_vcpu_mmu(struct kvm_vcpu *vcpu)
8157{
9fc77441
MT		 8158 int r;
8159 r = vcpu_load(vcpu);
8160 BUG_ON(r);
d19a9cd2
ZX		 8161 kvm_mmu_unload(vcpu);
8162 vcpu_put(vcpu);
8163}
8164
8165static void kvm_free_vcpus(struct kvm *kvm)
8166{
8167 unsigned int i;
988a2cae 8168 struct kvm_vcpu *vcpu;
d19a9cd2
ZX		 8169
8170 /*
8171 * Unpin any mmu pages first.
8172 */
af585b92
GN		 8173 kvm_for_each_vcpu(i, vcpu, kvm) {
8174 kvm_clear_async_pf_completion_queue(vcpu);
988a2cae 8175 kvm_unload_vcpu_mmu(vcpu);
af585b92 8176 }
988a2cae
GN		 8177 kvm_for_each_vcpu(i, vcpu, kvm)
8178 kvm_arch_vcpu_free(vcpu);
8179
8180 mutex_lock(&kvm->lock);
8181 for (i = 0; i < atomic_read(&kvm->online_vcpus); i++)
8182 kvm->vcpus[i] = NULL;
d19a9cd2 8183
988a2cae
GN		 8184 atomic_set(&kvm->online_vcpus, 0);
8185 mutex_unlock(&kvm->lock);
d19a9cd2
ZX		 8186}
8187
ad8ba2cd
SY		 8188void kvm_arch_sync_events(struct kvm *kvm)
8189{
332967a3 8190 cancel_delayed_work_sync(&kvm->arch.kvmclock_sync_work);
7e44e449 8191 cancel_delayed_work_sync(&kvm->arch.kvmclock_update_work);
aea924f6 8192 kvm_free_pit(kvm);
ad8ba2cd
SY		 8193}
8194
1d8007bd 8195int __x86_set_memory_region(struct kvm *kvm, int id, gpa_t gpa, u32 size)
9da0e4d5
PB		 8196{
8197 int i, r;
25188b99 8198 unsigned long hva;
f0d648bd
PB		 8199 struct kvm_memslots *slots = kvm_memslots(kvm);
8200 struct kvm_memory_slot *slot, old;
9da0e4d5
PB		 8201
8202 /* Called with kvm->slots_lock held. */
1d8007bd
PB		 8203 if (WARN_ON(id >= KVM_MEM_SLOTS_NUM))
8204 return -EINVAL;
9da0e4d5 8205
f0d648bd
PB		 8206 slot = id_to_memslot(slots, id);
8207 if (size) {
b21629da 8208 if (slot->npages)
f0d648bd
PB		 8209 return -EEXIST;
8210
8211 /*
8212 * MAP_SHARED to prevent internal slot pages from being moved
8213 * by fork()/COW.
8214 */
8215 hva = vm_mmap(NULL, 0, size, PROT_READ | PROT_WRITE,
8216 MAP_SHARED | MAP_ANONYMOUS, 0);
8217 if (IS_ERR((void *)hva))
8218 return PTR_ERR((void *)hva);
8219 } else {
8220 if (!slot->npages)
8221 return 0;
8222
8223 hva = 0;
8224 }
8225
8226 old = *slot;
9da0e4d5 8227 for (i = 0; i < KVM_ADDRESS_SPACE_NUM; i++) {
1d8007bd 8228 struct kvm_userspace_memory_region m;
9da0e4d5 8229
1d8007bd
PB		 8230 m.slot = id | (i << 16);
8231 m.flags = 0;
8232 m.guest_phys_addr = gpa;
f0d648bd 8233 m.userspace_addr = hva;
1d8007bd 8234 m.memory_size = size;
9da0e4d5
PB		 8235 r = __kvm_set_memory_region(kvm, &m);
8236 if (r < 0)
8237 return r;
8238 }
8239
f0d648bd
PB		 8240 if (!size) {
8241 r = vm_munmap(old.userspace_addr, old.npages * PAGE_SIZE);
8242 WARN_ON(r < 0);
8243 }
8244
9da0e4d5
PB		 8245 return 0;
8246}
8247EXPORT_SYMBOL_GPL(__x86_set_memory_region);
8248
1d8007bd 8249int x86_set_memory_region(struct kvm *kvm, int id, gpa_t gpa, u32 size)
9da0e4d5
PB		 8250{
8251 int r;
8252
8253 mutex_lock(&kvm->slots_lock);
1d8007bd 8254 r = __x86_set_memory_region(kvm, id, gpa, size);
9da0e4d5
PB		 8255 mutex_unlock(&kvm->slots_lock);
8256
8257 return r;
8258}
8259EXPORT_SYMBOL_GPL(x86_set_memory_region);
8260
d19a9cd2
ZX		 8261void kvm_arch_destroy_vm(struct kvm *kvm)
8262{
27469d29
AH		 8263 if (current->mm == kvm->mm) {
8264 /*
8265 * Free memory regions allocated on behalf of userspace,
8266 * unless the the memory map has changed due to process exit
8267 * or fd copying.
8268 */
1d8007bd
PB		 8269 x86_set_memory_region(kvm, APIC_ACCESS_PAGE_PRIVATE_MEMSLOT, 0, 0);
8270 x86_set_memory_region(kvm, IDENTITY_PAGETABLE_PRIVATE_MEMSLOT, 0, 0);
8271 x86_set_memory_region(kvm, TSS_PRIVATE_MEMSLOT, 0, 0);
27469d29 8272 }
03543133
SS		 8273 if (kvm_x86_ops->vm_destroy)
8274 kvm_x86_ops->vm_destroy(kvm);
c761159c
PX		 8275 kvm_pic_destroy(kvm);
8276 kvm_ioapic_destroy(kvm);
d19a9cd2 8277 kvm_free_vcpus(kvm);
af1bae54 8278 kvfree(rcu_dereference_check(kvm->arch.apic_map, 1));
13d268ca 8279 kvm_mmu_uninit_vm(kvm);
2beb6dad 8280 kvm_page_track_cleanup(kvm);
d19a9cd2 8281}
0de10343 8282
5587027c 8283void kvm_arch_free_memslot(struct kvm *kvm, struct kvm_memory_slot *free,
db3fe4eb
TY		 8284 struct kvm_memory_slot *dont)
8285{
8286 int i;
8287
d89cc617
TY		 8288 for (i = 0; i < KVM_NR_PAGE_SIZES; ++i) {
8289 if (!dont || free->arch.rmap[i] != dont->arch.rmap[i]) {
548ef284 8290 kvfree(free->arch.rmap[i]);
d89cc617 8291 free->arch.rmap[i] = NULL;
77d11309 8292 }
d89cc617
TY		 8293 if (i == 0)
8294 continue;
8295
8296 if (!dont || free->arch.lpage_info[i - 1] !=
8297 dont->arch.lpage_info[i - 1]) {
548ef284 8298 kvfree(free->arch.lpage_info[i - 1]);
d89cc617 8299 free->arch.lpage_info[i - 1] = NULL;
db3fe4eb
TY		 8300 }
8301 }
21ebbeda
XG		 8302
8303 kvm_page_track_free_memslot(free, dont);
db3fe4eb
TY		 8304}
8305
5587027c
AK		 8306int kvm_arch_create_memslot(struct kvm *kvm, struct kvm_memory_slot *slot,
8307 unsigned long npages)
db3fe4eb
TY		 8308{
8309 int i;
8310
d89cc617 8311 for (i = 0; i < KVM_NR_PAGE_SIZES; ++i) {
92f94f1e 8312 struct kvm_lpage_info *linfo;
db3fe4eb
TY		 8313 unsigned long ugfn;
8314 int lpages;
d89cc617 8315 int level = i + 1;
db3fe4eb
TY		 8316
8317 lpages = gfn_to_index(slot->base_gfn + npages - 1,
8318 slot->base_gfn, level) + 1;
8319
d89cc617 8320 slot->arch.rmap[i] =
a7c3e901 8321 kvzalloc(lpages * sizeof(*slot->arch.rmap[i]), GFP_KERNEL);
d89cc617 8322 if (!slot->arch.rmap[i])
77d11309 8323 goto out_free;
d89cc617
TY		 8324 if (i == 0)
8325 continue;
77d11309 8326
a7c3e901 8327 linfo = kvzalloc(lpages * sizeof(*linfo), GFP_KERNEL);
92f94f1e 8328 if (!linfo)
db3fe4eb
TY		 8329 goto out_free;
8330
92f94f1e
XG		 8331 slot->arch.lpage_info[i - 1] = linfo;
8332
db3fe4eb 8333 if (slot->base_gfn & (KVM_PAGES_PER_HPAGE(level) - 1))
92f94f1e 8334 linfo[0].disallow_lpage = 1;
db3fe4eb 8335 if ((slot->base_gfn + npages) & (KVM_PAGES_PER_HPAGE(level) - 1))
92f94f1e 8336 linfo[lpages - 1].disallow_lpage = 1;
db3fe4eb
TY		 8337 ugfn = slot->userspace_addr >> PAGE_SHIFT;
8338 /*
8339 * If the gfn and userspace address are not aligned wrt each
8340 * other, or if explicitly asked to, disable large page
8341 * support for this slot
8342 */
8343 if ((slot->base_gfn ^ ugfn) & (KVM_PAGES_PER_HPAGE(level) - 1) ||
8344 !kvm_largepages_enabled()) {
8345 unsigned long j;
8346
8347 for (j = 0; j < lpages; ++j)
92f94f1e 8348 linfo[j].disallow_lpage = 1;
db3fe4eb
TY		 8349 }
8350 }
8351
21ebbeda
XG		 8352 if (kvm_page_track_create_memslot(slot, npages))
8353 goto out_free;
8354
db3fe4eb
TY		 8355 return 0;
8356
8357out_free:
d89cc617 8358 for (i = 0; i < KVM_NR_PAGE_SIZES; ++i) {
548ef284 8359 kvfree(slot->arch.rmap[i]);
d89cc617
TY		 8360 slot->arch.rmap[i] = NULL;
8361 if (i == 0)
8362 continue;
8363
548ef284 8364 kvfree(slot->arch.lpage_info[i - 1]);
d89cc617 8365 slot->arch.lpage_info[i - 1] = NULL;
db3fe4eb
TY		 8366 }
8367 return -ENOMEM;
8368}
8369
15f46015 8370void kvm_arch_memslots_updated(struct kvm *kvm, struct kvm_memslots *slots)
e59dbe09 8371{
e6dff7d1
TY		 8372 /*
8373 * memslots->generation has been incremented.
8374 * mmio generation may have reached its maximum value.
8375 */
54bf36aa 8376 kvm_mmu_invalidate_mmio_sptes(kvm, slots);
e59dbe09
TY		 8377}
8378
f7784b8e
MT		 8379int kvm_arch_prepare_memory_region(struct kvm *kvm,
8380 struct kvm_memory_slot *memslot,
09170a49 8381 const struct kvm_userspace_memory_region *mem,
7b6195a9 8382 enum kvm_mr_change change)
0de10343 8383{
f7784b8e
MT		 8384 return 0;
8385}
8386
88178fd4
KH		 8387static void kvm_mmu_slot_apply_flags(struct kvm *kvm,
8388 struct kvm_memory_slot *new)
8389{
8390 /* Still write protect RO slot */
8391 if (new->flags & KVM_MEM_READONLY) {
8392 kvm_mmu_slot_remove_write_access(kvm, new);
8393 return;
8394 }
8395
8396 /*
8397 * Call kvm_x86_ops dirty logging hooks when they are valid.
8398 *
8399 * kvm_x86_ops->slot_disable_log_dirty is called when:
8400 *
8401 * - KVM_MR_CREATE with dirty logging is disabled
8402 * - KVM_MR_FLAGS_ONLY with dirty logging is disabled in new flag
8403 *
8404 * The reason is, in case of PML, we need to set D-bit for any slots
8405 * with dirty logging disabled in order to eliminate unnecessary GPA
8406 * logging in PML buffer (and potential PML buffer full VMEXT). This
8407 * guarantees leaving PML enabled during guest's lifetime won't have
8408 * any additonal overhead from PML when guest is running with dirty
8409 * logging disabled for memory slots.
8410 *
8411 * kvm_x86_ops->slot_enable_log_dirty is called when switching new slot
8412 * to dirty logging mode.
8413 *
8414 * If kvm_x86_ops dirty logging hooks are invalid, use write protect.
8415 *
8416 * In case of write protect:
8417 *
8418 * Write protect all pages for dirty logging.
8419 *
8420 * All the sptes including the large sptes which point to this
8421 * slot are set to readonly. We can not create any new large
8422 * spte on this slot until the end of the logging.
8423 *
8424 * See the comments in fast_page_fault().
8425 */
8426 if (new->flags & KVM_MEM_LOG_DIRTY_PAGES) {
8427 if (kvm_x86_ops->slot_enable_log_dirty)
8428 kvm_x86_ops->slot_enable_log_dirty(kvm, new);
8429 else
8430 kvm_mmu_slot_remove_write_access(kvm, new);
8431 } else {
8432 if (kvm_x86_ops->slot_disable_log_dirty)
8433 kvm_x86_ops->slot_disable_log_dirty(kvm, new);
8434 }
8435}
8436
f7784b8e 8437void kvm_arch_commit_memory_region(struct kvm *kvm,
09170a49 8438 const struct kvm_userspace_memory_region *mem,
8482644a 8439 const struct kvm_memory_slot *old,
f36f3f28 8440 const struct kvm_memory_slot *new,
8482644a 8441 enum kvm_mr_change change)
f7784b8e 8442{
8482644a 8443 int nr_mmu_pages = 0;
f7784b8e 8444
48c0e4e9
XG		 8445 if (!kvm->arch.n_requested_mmu_pages)
8446 nr_mmu_pages = kvm_mmu_calculate_mmu_pages(kvm);
8447
48c0e4e9 8448 if (nr_mmu_pages)
0de10343 8449 kvm_mmu_change_mmu_pages(kvm, nr_mmu_pages);
1c91cad4 8450
3ea3b7fa
WL		 8451 /*
8452 * Dirty logging tracks sptes in 4k granularity, meaning that large
8453 * sptes have to be split. If live migration is successful, the guest
8454 * in the source machine will be destroyed and large sptes will be
8455 * created in the destination. However, if the guest continues to run
8456 * in the source machine (for example if live migration fails), small
8457 * sptes will remain around and cause bad performance.
8458 *
8459 * Scan sptes if dirty logging has been stopped, dropping those
8460 * which can be collapsed into a single large-page spte. Later
8461 * page faults will create the large-page sptes.
8462 */
8463 if ((change != KVM_MR_DELETE) &&
8464 (old->flags & KVM_MEM_LOG_DIRTY_PAGES) &&
8465 !(new->flags & KVM_MEM_LOG_DIRTY_PAGES))
8466 kvm_mmu_zap_collapsible_sptes(kvm, new);
8467
c972f3b1 8468 /*
88178fd4 8469 * Set up write protection and/or dirty logging for the new slot.
c126d94f 8470 *
88178fd4
KH		 8471 * For KVM_MR_DELETE and KVM_MR_MOVE, the shadow pages of old slot have
8472 * been zapped so no dirty logging staff is needed for old slot. For
8473 * KVM_MR_FLAGS_ONLY, the old slot is essentially the same one as the
8474 * new and it's also covered when dealing with the new slot.
f36f3f28
PB		 8475 *
8476 * FIXME: const-ify all uses of struct kvm_memory_slot.
c972f3b1 8477 */
88178fd4 8478 if (change != KVM_MR_DELETE)
f36f3f28 8479 kvm_mmu_slot_apply_flags(kvm, (struct kvm_memory_slot *) new);
0de10343 8480}
1d737c8a 8481
2df72e9b 8482void kvm_arch_flush_shadow_all(struct kvm *kvm)
34d4cb8f 8483{
6ca18b69 8484 kvm_mmu_invalidate_zap_all_pages(kvm);
34d4cb8f
MT		 8485}
8486
2df72e9b
MT		 8487void kvm_arch_flush_shadow_memslot(struct kvm *kvm,
8488 struct kvm_memory_slot *slot)
8489{
ae7cd873 8490 kvm_page_track_flush_slot(kvm, slot);
2df72e9b
MT		 8491}
8492
5d9bc648
PB		 8493static inline bool kvm_vcpu_has_events(struct kvm_vcpu *vcpu)
8494{
8495 if (!list_empty_careful(&vcpu->async_pf.done))
8496 return true;
8497
8498 if (kvm_apic_has_events(vcpu))
8499 return true;
8500
8501 if (vcpu->arch.pv.pv_unhalted)
8502 return true;
8503
a5f01f8e
WL		 8504 if (vcpu->arch.exception.pending)
8505 return true;
8506
47a66eed
Z		 8507 if (kvm_test_request(KVM_REQ_NMI, vcpu) ||
8508 (vcpu->arch.nmi_pending &&
8509 kvm_x86_ops->nmi_allowed(vcpu)))
5d9bc648
PB		 8510 return true;
8511
47a66eed
Z		 8512 if (kvm_test_request(KVM_REQ_SMI, vcpu) ||
8513 (vcpu->arch.smi_pending && !is_smm(vcpu)))
73917739
PB		 8514 return true;
8515
5d9bc648
PB		 8516 if (kvm_arch_interrupt_allowed(vcpu) &&
8517 kvm_cpu_has_interrupt(vcpu))
8518 return true;
8519
1f4b34f8
AS		 8520 if (kvm_hv_has_stimer_pending(vcpu))
8521 return true;
8522
5d9bc648
PB		 8523 return false;
8524}
8525
1d737c8a
ZX		 8526int kvm_arch_vcpu_runnable(struct kvm_vcpu *vcpu)
8527{
5d9bc648 8528 return kvm_vcpu_running(vcpu) || kvm_vcpu_has_events(vcpu);
1d737c8a 8529}
5736199a 8530
199b5763
LM		 8531bool kvm_arch_vcpu_in_kernel(struct kvm_vcpu *vcpu)
8532{
de63ad4c 8533 return vcpu->arch.preempted_in_kernel;
199b5763
LM		 8534}
8535
b6d33834 8536int kvm_arch_vcpu_should_kick(struct kvm_vcpu *vcpu)
5736199a 8537{
b6d33834 8538 return kvm_vcpu_exiting_guest_mode(vcpu) == IN_GUEST_MODE;
5736199a 8539}
78646121
GN		 8540
8541int kvm_arch_interrupt_allowed(struct kvm_vcpu *vcpu)
8542{
8543 return kvm_x86_ops->interrupt_allowed(vcpu);
8544}
229456fc 8545
82b32774 8546unsigned long kvm_get_linear_rip(struct kvm_vcpu *vcpu)
f92653ee 8547{
82b32774
NA		 8548 if (is_64_bit_mode(vcpu))
8549 return kvm_rip_read(vcpu);
8550 return (u32)(get_segment_base(vcpu, VCPU_SREG_CS) +
8551 kvm_rip_read(vcpu));
8552}
8553EXPORT_SYMBOL_GPL(kvm_get_linear_rip);
f92653ee 8554
82b32774
NA		 8555bool kvm_is_linear_rip(struct kvm_vcpu *vcpu, unsigned long linear_rip)
8556{
8557 return kvm_get_linear_rip(vcpu) == linear_rip;
f92653ee
JK		 8558}
8559EXPORT_SYMBOL_GPL(kvm_is_linear_rip);
8560
94fe45da
JK		 8561unsigned long kvm_get_rflags(struct kvm_vcpu *vcpu)
8562{
8563 unsigned long rflags;
8564
8565 rflags = kvm_x86_ops->get_rflags(vcpu);
8566 if (vcpu->guest_debug & KVM_GUESTDBG_SINGLESTEP)
c310bac5 8567 rflags &= ~X86_EFLAGS_TF;
94fe45da
JK		 8568 return rflags;
8569}
8570EXPORT_SYMBOL_GPL(kvm_get_rflags);
8571
6addfc42 8572static void __kvm_set_rflags(struct kvm_vcpu *vcpu, unsigned long rflags)
94fe45da
JK		 8573{
8574 if (vcpu->guest_debug & KVM_GUESTDBG_SINGLESTEP &&
f92653ee 8575 kvm_is_linear_rip(vcpu, vcpu->arch.singlestep_rip))
c310bac5 8576 rflags |= X86_EFLAGS_TF;
94fe45da 8577 kvm_x86_ops->set_rflags(vcpu, rflags);
6addfc42
PB		 8578}
8579
8580void kvm_set_rflags(struct kvm_vcpu *vcpu, unsigned long rflags)
8581{
8582 __kvm_set_rflags(vcpu, rflags);
3842d135 8583 kvm_make_request(KVM_REQ_EVENT, vcpu);
94fe45da
JK		 8584}
8585EXPORT_SYMBOL_GPL(kvm_set_rflags);
8586
56028d08
GN		 8587void kvm_arch_async_page_ready(struct kvm_vcpu *vcpu, struct kvm_async_pf *work)
8588{
8589 int r;
8590
fb67e14f 8591 if ((vcpu->arch.mmu.direct_map != work->arch.direct_map) ||
f2e10669 8592 work->wakeup_all)
56028d08
GN		 8593 return;
8594
8595 r = kvm_mmu_reload(vcpu);
8596 if (unlikely(r))
8597 return;
8598
fb67e14f
XG		 8599 if (!vcpu->arch.mmu.direct_map &&
8600 work->arch.cr3 != vcpu->arch.mmu.get_cr3(vcpu))
8601 return;
8602
56028d08
GN		 8603 vcpu->arch.mmu.page_fault(vcpu, work->gva, 0, true);
8604}
8605
af585b92
GN		 8606static inline u32 kvm_async_pf_hash_fn(gfn_t gfn)
8607{
8608 return hash_32(gfn & 0xffffffff, order_base_2(ASYNC_PF_PER_VCPU));
8609}
8610
8611static inline u32 kvm_async_pf_next_probe(u32 key)
8612{
8613 return (key + 1) & (roundup_pow_of_two(ASYNC_PF_PER_VCPU) - 1);
8614}
8615
8616static void kvm_add_async_pf_gfn(struct kvm_vcpu *vcpu, gfn_t gfn)
8617{
8618 u32 key = kvm_async_pf_hash_fn(gfn);
8619
8620 while (vcpu->arch.apf.gfns[key] != ~0)
8621 key = kvm_async_pf_next_probe(key);
8622
8623 vcpu->arch.apf.gfns[key] = gfn;
8624}
8625
8626static u32 kvm_async_pf_gfn_slot(struct kvm_vcpu *vcpu, gfn_t gfn)
8627{
8628 int i;
8629 u32 key = kvm_async_pf_hash_fn(gfn);
8630
8631 for (i = 0; i < roundup_pow_of_two(ASYNC_PF_PER_VCPU) &&
c7d28c24
XG		 8632 (vcpu->arch.apf.gfns[key] != gfn &&
8633 vcpu->arch.apf.gfns[key] != ~0); i++)
af585b92
GN		 8634 key = kvm_async_pf_next_probe(key);
8635
8636 return key;
8637}
8638
8639bool kvm_find_async_pf_gfn(struct kvm_vcpu *vcpu, gfn_t gfn)
8640{
8641 return vcpu->arch.apf.gfns[kvm_async_pf_gfn_slot(vcpu, gfn)] == gfn;
8642}
8643
8644static void kvm_del_async_pf_gfn(struct kvm_vcpu *vcpu, gfn_t gfn)
8645{
8646 u32 i, j, k;
8647
8648 i = j = kvm_async_pf_gfn_slot(vcpu, gfn);
8649 while (true) {
8650 vcpu->arch.apf.gfns[i] = ~0;
8651 do {
8652 j = kvm_async_pf_next_probe(j);
8653 if (vcpu->arch.apf.gfns[j] == ~0)
8654 return;
8655 k = kvm_async_pf_hash_fn(vcpu->arch.apf.gfns[j]);
8656 /*
8657 * k lies cyclically in ]i,j]
8658 * | i.k.j |
8659 * |....j i.k.| or |.k..j i...|
8660 */
8661 } while ((i <= j) ? (i < k && k <= j) : (i < k || k <= j));
8662 vcpu->arch.apf.gfns[i] = vcpu->arch.apf.gfns[j];
8663 i = j;
8664 }
8665}
8666
7c90705b
GN		 8667static int apf_put_user(struct kvm_vcpu *vcpu, u32 val)
8668{
4e335d9e
PB		 8669
8670 return kvm_write_guest_cached(vcpu->kvm, &vcpu->arch.apf.data, &val,
8671 sizeof(val));
7c90705b
GN		 8672}
8673
9a6e7c39
WL		 8674static int apf_get_user(struct kvm_vcpu *vcpu, u32 *val)
8675{
8676
8677 return kvm_read_guest_cached(vcpu->kvm, &vcpu->arch.apf.data, val,
8678 sizeof(u32));
8679}
8680
af585b92
GN		 8681void kvm_arch_async_page_not_present(struct kvm_vcpu *vcpu,
8682 struct kvm_async_pf *work)
8683{
6389ee94
AK		 8684 struct x86_exception fault;
8685
7c90705b 8686 trace_kvm_async_pf_not_present(work->arch.token, work->gva);
af585b92 8687 kvm_add_async_pf_gfn(vcpu, work->arch.gfn);
7c90705b
GN		 8688
8689 if (!(vcpu->arch.apf.msr_val & KVM_ASYNC_PF_ENABLED) ||
fc5f06fa
GN		 8690 (vcpu->arch.apf.send_user_only &&
8691 kvm_x86_ops->get_cpl(vcpu) == 0))
7c90705b
GN		 8692 kvm_make_request(KVM_REQ_APF_HALT, vcpu);
8693 else if (!apf_put_user(vcpu, KVM_PV_REASON_PAGE_NOT_PRESENT)) {
6389ee94
AK		 8694 fault.vector = PF_VECTOR;
8695 fault.error_code_valid = true;
8696 fault.error_code = 0;
8697 fault.nested_page_fault = false;
8698 fault.address = work->arch.token;
adfe20fb 8699 fault.async_page_fault = true;
6389ee94 8700 kvm_inject_page_fault(vcpu, &fault);
7c90705b 8701 }
af585b92
GN		 8702}
8703
8704void kvm_arch_async_page_present(struct kvm_vcpu *vcpu,
8705 struct kvm_async_pf *work)
8706{
6389ee94 8707 struct x86_exception fault;
9a6e7c39 8708 u32 val;
6389ee94 8709
f2e10669 8710 if (work->wakeup_all)
7c90705b
GN		 8711 work->arch.token = ~0; /* broadcast wakeup */
8712 else
8713 kvm_del_async_pf_gfn(vcpu, work->arch.gfn);
24dccf83 8714 trace_kvm_async_pf_ready(work->arch.token, work->gva);
7c90705b 8715
9a6e7c39
WL		 8716 if (vcpu->arch.apf.msr_val & KVM_ASYNC_PF_ENABLED &&
8717 !apf_get_user(vcpu, &val)) {
8718 if (val == KVM_PV_REASON_PAGE_NOT_PRESENT &&
8719 vcpu->arch.exception.pending &&
8720 vcpu->arch.exception.nr == PF_VECTOR &&
8721 !apf_put_user(vcpu, 0)) {
8722 vcpu->arch.exception.injected = false;
8723 vcpu->arch.exception.pending = false;
8724 vcpu->arch.exception.nr = 0;
8725 vcpu->arch.exception.has_error_code = false;
8726 vcpu->arch.exception.error_code = 0;
8727 } else if (!apf_put_user(vcpu, KVM_PV_REASON_PAGE_READY)) {
8728 fault.vector = PF_VECTOR;
8729 fault.error_code_valid = true;
8730 fault.error_code = 0;
8731 fault.nested_page_fault = false;
8732 fault.address = work->arch.token;
8733 fault.async_page_fault = true;
8734 kvm_inject_page_fault(vcpu, &fault);
8735 }
7c90705b 8736 }
e6d53e3b 8737 vcpu->arch.apf.halted = false;
a4fa1635 8738 vcpu->arch.mp_state = KVM_MP_STATE_RUNNABLE;
7c90705b
GN		 8739}
8740
8741bool kvm_arch_can_inject_async_page_present(struct kvm_vcpu *vcpu)
8742{
8743 if (!(vcpu->arch.apf.msr_val & KVM_ASYNC_PF_ENABLED))
8744 return true;
8745 else
9bc1f09f 8746 return kvm_can_do_async_pf(vcpu);
af585b92
GN		 8747}
8748
5544eb9b
PB		 8749void kvm_arch_start_assignment(struct kvm *kvm)
8750{
8751 atomic_inc(&kvm->arch.assigned_device_count);
8752}
8753EXPORT_SYMBOL_GPL(kvm_arch_start_assignment);
8754
8755void kvm_arch_end_assignment(struct kvm *kvm)
8756{
8757 atomic_dec(&kvm->arch.assigned_device_count);
8758}
8759EXPORT_SYMBOL_GPL(kvm_arch_end_assignment);
8760
8761bool kvm_arch_has_assigned_device(struct kvm *kvm)
8762{
8763 return atomic_read(&kvm->arch.assigned_device_count);
8764}
8765EXPORT_SYMBOL_GPL(kvm_arch_has_assigned_device);
8766
e0f0bbc5
AW		 8767void kvm_arch_register_noncoherent_dma(struct kvm *kvm)
8768{
8769 atomic_inc(&kvm->arch.noncoherent_dma_count);
8770}
8771EXPORT_SYMBOL_GPL(kvm_arch_register_noncoherent_dma);
8772
8773void kvm_arch_unregister_noncoherent_dma(struct kvm *kvm)
8774{
8775 atomic_dec(&kvm->arch.noncoherent_dma_count);
8776}
8777EXPORT_SYMBOL_GPL(kvm_arch_unregister_noncoherent_dma);
8778
8779bool kvm_arch_has_noncoherent_dma(struct kvm *kvm)
8780{
8781 return atomic_read(&kvm->arch.noncoherent_dma_count);
8782}
8783EXPORT_SYMBOL_GPL(kvm_arch_has_noncoherent_dma);
8784
14717e20
AW		 8785bool kvm_arch_has_irq_bypass(void)
8786{
8787 return kvm_x86_ops->update_pi_irte != NULL;
8788}
8789
87276880
FW		 8790int kvm_arch_irq_bypass_add_producer(struct irq_bypass_consumer *cons,
8791 struct irq_bypass_producer *prod)
8792{
8793 struct kvm_kernel_irqfd *irqfd =
8794 container_of(cons, struct kvm_kernel_irqfd, consumer);
8795
14717e20 8796 irqfd->producer = prod;
87276880 8797
14717e20
AW		 8798 return kvm_x86_ops->update_pi_irte(irqfd->kvm,
8799 prod->irq, irqfd->gsi, 1);
87276880
FW		 8800}
8801
8802void kvm_arch_irq_bypass_del_producer(struct irq_bypass_consumer *cons,
8803 struct irq_bypass_producer *prod)
8804{
8805 int ret;
8806 struct kvm_kernel_irqfd *irqfd =
8807 container_of(cons, struct kvm_kernel_irqfd, consumer);
8808
87276880
FW		 8809 WARN_ON(irqfd->producer != prod);
8810 irqfd->producer = NULL;
8811
8812 /*
8813 * When producer of consumer is unregistered, we change back to
8814 * remapped mode, so we can re-use the current implementation
bb3541f1 8815 * when the irq is masked/disabled or the consumer side (KVM
87276880
FW		 8816 * int this case doesn't want to receive the interrupts.
8817 */
8818 ret = kvm_x86_ops->update_pi_irte(irqfd->kvm, prod->irq, irqfd->gsi, 0);
8819 if (ret)
8820 printk(KERN_INFO "irq bypass consumer (token %p) unregistration"
8821 " fails: %d\n", irqfd->consumer.token, ret);
8822}
8823
8824int kvm_arch_update_irqfd_routing(struct kvm *kvm, unsigned int host_irq,
8825 uint32_t guest_irq, bool set)
8826{
8827 if (!kvm_x86_ops->update_pi_irte)
8828 return -EINVAL;
8829
8830 return kvm_x86_ops->update_pi_irte(kvm, host_irq, guest_irq, set);
8831}
8832
52004014
FW		 8833bool kvm_vector_hashing_enabled(void)
8834{
8835 return vector_hashing;
8836}
8837EXPORT_SYMBOL_GPL(kvm_vector_hashing_enabled);
8838
229456fc 8839EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_exit);
931c33b1 8840EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_fast_mmio);
229456fc
MT		 8841EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_inj_virq);
8842EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_page_fault);
8843EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_msr);
8844EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_cr);
0ac406de 8845EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_nested_vmrun);
d8cabddf 8846EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_nested_vmexit);
17897f36 8847EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_nested_vmexit_inject);
236649de 8848EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_nested_intr_vmexit);
ec1ff790 8849EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_invlpga);
532a46b9 8850EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_skinit);
2e554e8d 8851EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_nested_intercepts);
489223ed 8852EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_write_tsc_offset);
7b46268d 8853EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_ple_window);
843e4330 8854EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_pml_full);
efc64404 8855EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_pi_irte_update);
18f40c53
SS		 8856EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_avic_unaccelerated_access);
8857EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_avic_incomplete_ipi);
Linux 6.x block layer and io_uring tree(s)