Commit | Line | Data |
---|---|---|
20c8ccb1 | 1 | // SPDX-License-Identifier: GPL-2.0-only |
6aa8b732 AK |
2 | /* |
3 | * Kernel-based Virtual Machine driver for Linux | |
4 | * | |
5 | * AMD SVM support | |
6 | * | |
7 | * Copyright (C) 2006 Qumranet, Inc. | |
9611c187 | 8 | * Copyright 2010 Red Hat, Inc. and/or its affiliates. |
6aa8b732 AK |
9 | * |
10 | * Authors: | |
11 | * Yaniv Kamay <yaniv@qumranet.com> | |
12 | * Avi Kivity <avi@qumranet.com> | |
6aa8b732 | 13 | */ |
44a95dae SS |
14 | |
15 | #define pr_fmt(fmt) "SVM: " fmt | |
16 | ||
edf88417 AK |
17 | #include <linux/kvm_host.h> |
18 | ||
85f455f7 | 19 | #include "irq.h" |
1d737c8a | 20 | #include "mmu.h" |
5fdbf976 | 21 | #include "kvm_cache_regs.h" |
fe4c7b19 | 22 | #include "x86.h" |
66f7b72e | 23 | #include "cpuid.h" |
25462f7f | 24 | #include "pmu.h" |
e495606d | 25 | |
6aa8b732 | 26 | #include <linux/module.h> |
ae759544 | 27 | #include <linux/mod_devicetable.h> |
9d8f549d | 28 | #include <linux/kernel.h> |
6aa8b732 AK |
29 | #include <linux/vmalloc.h> |
30 | #include <linux/highmem.h> | |
e8edc6e0 | 31 | #include <linux/sched.h> |
af658dca | 32 | #include <linux/trace_events.h> |
5a0e3ad6 | 33 | #include <linux/slab.h> |
5881f737 SS |
34 | #include <linux/amd-iommu.h> |
35 | #include <linux/hashtable.h> | |
c207aee4 | 36 | #include <linux/frame.h> |
e9df0942 | 37 | #include <linux/psp-sev.h> |
1654efcb | 38 | #include <linux/file.h> |
89c50580 BS |
39 | #include <linux/pagemap.h> |
40 | #include <linux/swap.h> | |
6aa8b732 | 41 | |
8221c137 | 42 | #include <asm/apic.h> |
1018faa6 | 43 | #include <asm/perf_event.h> |
67ec6607 | 44 | #include <asm/tlbflush.h> |
e495606d | 45 | #include <asm/desc.h> |
facb0139 | 46 | #include <asm/debugreg.h> |
631bc487 | 47 | #include <asm/kvm_para.h> |
411b44ba | 48 | #include <asm/irq_remapping.h> |
28a27752 | 49 | #include <asm/spec-ctrl.h> |
6aa8b732 | 50 | |
63d1142f | 51 | #include <asm/virtext.h> |
229456fc | 52 | #include "trace.h" |
63d1142f | 53 | |
4ecac3fd AK |
54 | #define __ex(x) __kvm_handle_fault_on_reboot(x) |
55 | ||
6aa8b732 AK |
56 | MODULE_AUTHOR("Qumranet"); |
57 | MODULE_LICENSE("GPL"); | |
58 | ||
ae759544 JT |
59 | static const struct x86_cpu_id svm_cpu_id[] = { |
60 | X86_FEATURE_MATCH(X86_FEATURE_SVM), | |
61 | {} | |
62 | }; | |
63 | MODULE_DEVICE_TABLE(x86cpu, svm_cpu_id); | |
64 | ||
6aa8b732 AK |
65 | #define IOPM_ALLOC_ORDER 2 |
66 | #define MSRPM_ALLOC_ORDER 1 | |
67 | ||
6aa8b732 AK |
68 | #define SEG_TYPE_LDT 2 |
69 | #define SEG_TYPE_BUSY_TSS16 3 | |
70 | ||
6bc31bdc AP |
71 | #define SVM_FEATURE_LBRV (1 << 1) |
72 | #define SVM_FEATURE_SVML (1 << 2) | |
ddce97aa AP |
73 | #define SVM_FEATURE_TSC_RATE (1 << 4) |
74 | #define SVM_FEATURE_VMCB_CLEAN (1 << 5) | |
75 | #define SVM_FEATURE_FLUSH_ASID (1 << 6) | |
76 | #define SVM_FEATURE_DECODE_ASSIST (1 << 7) | |
6bc31bdc | 77 | #define SVM_FEATURE_PAUSE_FILTER (1 << 10) |
80b7706e | 78 | |
340d3bc3 SS |
79 | #define SVM_AVIC_DOORBELL 0xc001011b |
80 | ||
410e4d57 JR |
81 | #define NESTED_EXIT_HOST 0 /* Exit handled on host level */ |
82 | #define NESTED_EXIT_DONE 1 /* Exit caused nested vmexit */ | |
83 | #define NESTED_EXIT_CONTINUE 2 /* Further checks needed */ | |
84 | ||
24e09cbf JR |
85 | #define DEBUGCTL_RESERVED_BITS (~(0x3fULL)) |
86 | ||
fbc0db76 | 87 | #define TSC_RATIO_RSVD 0xffffff0000000000ULL |
92a1f12d JR |
88 | #define TSC_RATIO_MIN 0x0000000000000001ULL |
89 | #define TSC_RATIO_MAX 0x000000ffffffffffULL | |
fbc0db76 | 90 | |
5446a979 | 91 | #define AVIC_HPA_MASK ~((0xFFFULL << 52) | 0xFFF) |
44a95dae SS |
92 | |
93 | /* | |
94 | * 0xff is broadcast, so the max index allowed for physical APIC ID | |
95 | * table is 0xfe. APIC IDs above 0xff are reserved. | |
96 | */ | |
97 | #define AVIC_MAX_PHYSICAL_ID_COUNT 255 | |
98 | ||
18f40c53 SS |
99 | #define AVIC_UNACCEL_ACCESS_WRITE_MASK 1 |
100 | #define AVIC_UNACCEL_ACCESS_OFFSET_MASK 0xFF0 | |
101 | #define AVIC_UNACCEL_ACCESS_VECTOR_MASK 0xFFFFFFFF | |
102 | ||
5ea11f2b SS |
103 | /* AVIC GATAG is encoded using VM and VCPU IDs */ |
104 | #define AVIC_VCPU_ID_BITS 8 | |
105 | #define AVIC_VCPU_ID_MASK ((1 << AVIC_VCPU_ID_BITS) - 1) | |
106 | ||
107 | #define AVIC_VM_ID_BITS 24 | |
108 | #define AVIC_VM_ID_NR (1 << AVIC_VM_ID_BITS) | |
109 | #define AVIC_VM_ID_MASK ((1 << AVIC_VM_ID_BITS) - 1) | |
110 | ||
111 | #define AVIC_GATAG(x, y) (((x & AVIC_VM_ID_MASK) << AVIC_VCPU_ID_BITS) | \ | |
112 | (y & AVIC_VCPU_ID_MASK)) | |
113 | #define AVIC_GATAG_TO_VMID(x) ((x >> AVIC_VCPU_ID_BITS) & AVIC_VM_ID_MASK) | |
114 | #define AVIC_GATAG_TO_VCPUID(x) (x & AVIC_VCPU_ID_MASK) | |
115 | ||
67ec6607 JR |
116 | static bool erratum_383_found __read_mostly; |
117 | ||
6c8166a7 AK |
118 | static const u32 host_save_user_msrs[] = { |
119 | #ifdef CONFIG_X86_64 | |
120 | MSR_STAR, MSR_LSTAR, MSR_CSTAR, MSR_SYSCALL_MASK, MSR_KERNEL_GS_BASE, | |
121 | MSR_FS_BASE, | |
122 | #endif | |
123 | MSR_IA32_SYSENTER_CS, MSR_IA32_SYSENTER_ESP, MSR_IA32_SYSENTER_EIP, | |
46896c73 | 124 | MSR_TSC_AUX, |
6c8166a7 AK |
125 | }; |
126 | ||
127 | #define NR_HOST_SAVE_USER_MSRS ARRAY_SIZE(host_save_user_msrs) | |
128 | ||
81811c16 SC |
129 | struct kvm_sev_info { |
130 | bool active; /* SEV enabled guest */ | |
131 | unsigned int asid; /* ASID used for this guest */ | |
132 | unsigned int handle; /* SEV firmware handle */ | |
133 | int fd; /* SEV device fd */ | |
134 | unsigned long pages_locked; /* Number of pages locked */ | |
135 | struct list_head regions_list; /* List of registered regions */ | |
136 | }; | |
137 | ||
138 | struct kvm_svm { | |
139 | struct kvm kvm; | |
140 | ||
141 | /* Struct members for AVIC */ | |
142 | u32 avic_vm_id; | |
81811c16 SC |
143 | struct page *avic_logical_id_table_page; |
144 | struct page *avic_physical_id_table_page; | |
145 | struct hlist_node hnode; | |
146 | ||
147 | struct kvm_sev_info sev_info; | |
148 | }; | |
149 | ||
6c8166a7 AK |
150 | struct kvm_vcpu; |
151 | ||
e6aa9abd JR |
152 | struct nested_state { |
153 | struct vmcb *hsave; | |
154 | u64 hsave_msr; | |
4a810181 | 155 | u64 vm_cr_msr; |
e6aa9abd JR |
156 | u64 vmcb; |
157 | ||
158 | /* These are the merged vectors */ | |
159 | u32 *msrpm; | |
160 | ||
161 | /* gpa pointers to the real vectors */ | |
162 | u64 vmcb_msrpm; | |
ce2ac085 | 163 | u64 vmcb_iopm; |
aad42c64 | 164 | |
cd3ff653 JR |
165 | /* A VMEXIT is required but not yet emulated */ |
166 | bool exit_required; | |
167 | ||
aad42c64 | 168 | /* cache for intercepts of the guest */ |
4ee546b4 | 169 | u32 intercept_cr; |
3aed041a | 170 | u32 intercept_dr; |
aad42c64 JR |
171 | u32 intercept_exceptions; |
172 | u64 intercept; | |
173 | ||
5bd2edc3 JR |
174 | /* Nested Paging related state */ |
175 | u64 nested_cr3; | |
e6aa9abd JR |
176 | }; |
177 | ||
323c3d80 JR |
178 | #define MSRPM_OFFSETS 16 |
179 | static u32 msrpm_offsets[MSRPM_OFFSETS] __read_mostly; | |
180 | ||
2b036c6b BO |
181 | /* |
182 | * Set osvw_len to higher value when updated Revision Guides | |
183 | * are published and we know what the new status bits are | |
184 | */ | |
185 | static uint64_t osvw_len = 4, osvw_status; | |
186 | ||
6c8166a7 AK |
187 | struct vcpu_svm { |
188 | struct kvm_vcpu vcpu; | |
189 | struct vmcb *vmcb; | |
190 | unsigned long vmcb_pa; | |
191 | struct svm_cpu_data *svm_data; | |
192 | uint64_t asid_generation; | |
193 | uint64_t sysenter_esp; | |
194 | uint64_t sysenter_eip; | |
46896c73 | 195 | uint64_t tsc_aux; |
6c8166a7 | 196 | |
d1d93fa9 TL |
197 | u64 msr_decfg; |
198 | ||
6c8166a7 AK |
199 | u64 next_rip; |
200 | ||
201 | u64 host_user_msrs[NR_HOST_SAVE_USER_MSRS]; | |
afe9e66f | 202 | struct { |
dacccfdd AK |
203 | u16 fs; |
204 | u16 gs; | |
205 | u16 ldt; | |
afe9e66f AK |
206 | u64 gs_base; |
207 | } host; | |
6c8166a7 | 208 | |
b2ac58f9 | 209 | u64 spec_ctrl; |
ccbcd267 TG |
210 | /* |
211 | * Contains guest-controlled bits of VIRT_SPEC_CTRL, which will be | |
212 | * translated into the appropriate L2_CFG bits on the host to | |
213 | * perform speculative control. | |
214 | */ | |
215 | u64 virt_spec_ctrl; | |
b2ac58f9 | 216 | |
6c8166a7 | 217 | u32 *msrpm; |
6c8166a7 | 218 | |
bd3d1ec3 AK |
219 | ulong nmi_iret_rip; |
220 | ||
e6aa9abd | 221 | struct nested_state nested; |
6be7d306 JK |
222 | |
223 | bool nmi_singlestep; | |
ab2f4d73 | 224 | u64 nmi_singlestep_guest_rflags; |
66b7138f JK |
225 | |
226 | unsigned int3_injected; | |
227 | unsigned long int3_rip; | |
fbc0db76 | 228 | |
6092d3d3 JR |
229 | /* cached guest cpuid flags for faster access */ |
230 | bool nrips_enabled : 1; | |
44a95dae | 231 | |
18f40c53 | 232 | u32 ldr_reg; |
98d90582 | 233 | u32 dfr_reg; |
44a95dae SS |
234 | struct page *avic_backing_page; |
235 | u64 *avic_physical_id_cache; | |
8221c137 | 236 | bool avic_is_running; |
411b44ba SS |
237 | |
238 | /* | |
239 | * Per-vcpu list of struct amd_svm_iommu_ir: | |
240 | * This is used mainly to store interrupt remapping information used | |
241 | * when update the vcpu affinity. This avoids the need to scan for | |
242 | * IRTE and try to match ga_tag in the IOMMU driver. | |
243 | */ | |
244 | struct list_head ir_list; | |
245 | spinlock_t ir_list_lock; | |
70cd94e6 BS |
246 | |
247 | /* which host CPU was used for running this vcpu */ | |
248 | unsigned int last_cpu; | |
411b44ba SS |
249 | }; |
250 | ||
251 | /* | |
252 | * This is a wrapper of struct amd_iommu_ir_data. | |
253 | */ | |
254 | struct amd_svm_iommu_ir { | |
255 | struct list_head node; /* Used by SVM for per-vcpu ir_list */ | |
256 | void *data; /* Storing pointer to struct amd_ir_data */ | |
6c8166a7 AK |
257 | }; |
258 | ||
44a95dae | 259 | #define AVIC_LOGICAL_ID_ENTRY_GUEST_PHYSICAL_ID_MASK (0xFF) |
e44e3eac | 260 | #define AVIC_LOGICAL_ID_ENTRY_VALID_BIT 31 |
44a95dae SS |
261 | #define AVIC_LOGICAL_ID_ENTRY_VALID_MASK (1 << 31) |
262 | ||
263 | #define AVIC_PHYSICAL_ID_ENTRY_HOST_PHYSICAL_ID_MASK (0xFFULL) | |
264 | #define AVIC_PHYSICAL_ID_ENTRY_BACKING_PAGE_MASK (0xFFFFFFFFFFULL << 12) | |
265 | #define AVIC_PHYSICAL_ID_ENTRY_IS_RUNNING_MASK (1ULL << 62) | |
266 | #define AVIC_PHYSICAL_ID_ENTRY_VALID_MASK (1ULL << 63) | |
267 | ||
fbc0db76 JR |
268 | static DEFINE_PER_CPU(u64, current_tsc_ratio); |
269 | #define TSC_RATIO_DEFAULT 0x0100000000ULL | |
270 | ||
455716fa JR |
271 | #define MSR_INVALID 0xffffffffU |
272 | ||
09941fbb | 273 | static const struct svm_direct_access_msrs { |
ac72a9b7 JR |
274 | u32 index; /* Index of the MSR */ |
275 | bool always; /* True if intercept is always on */ | |
276 | } direct_access_msrs[] = { | |
8c06585d | 277 | { .index = MSR_STAR, .always = true }, |
ac72a9b7 JR |
278 | { .index = MSR_IA32_SYSENTER_CS, .always = true }, |
279 | #ifdef CONFIG_X86_64 | |
280 | { .index = MSR_GS_BASE, .always = true }, | |
281 | { .index = MSR_FS_BASE, .always = true }, | |
282 | { .index = MSR_KERNEL_GS_BASE, .always = true }, | |
283 | { .index = MSR_LSTAR, .always = true }, | |
284 | { .index = MSR_CSTAR, .always = true }, | |
285 | { .index = MSR_SYSCALL_MASK, .always = true }, | |
286 | #endif | |
b2ac58f9 | 287 | { .index = MSR_IA32_SPEC_CTRL, .always = false }, |
15d45071 | 288 | { .index = MSR_IA32_PRED_CMD, .always = false }, |
ac72a9b7 JR |
289 | { .index = MSR_IA32_LASTBRANCHFROMIP, .always = false }, |
290 | { .index = MSR_IA32_LASTBRANCHTOIP, .always = false }, | |
291 | { .index = MSR_IA32_LASTINTFROMIP, .always = false }, | |
292 | { .index = MSR_IA32_LASTINTTOIP, .always = false }, | |
293 | { .index = MSR_INVALID, .always = false }, | |
6c8166a7 AK |
294 | }; |
295 | ||
709ddebf JR |
296 | /* enable NPT for AMD64 and X86 with PAE */ |
297 | #if defined(CONFIG_X86_64) || defined(CONFIG_X86_PAE) | |
298 | static bool npt_enabled = true; | |
299 | #else | |
e0231715 | 300 | static bool npt_enabled; |
709ddebf | 301 | #endif |
6c7dac72 | 302 | |
8566ac8b BM |
303 | /* |
304 | * These 2 parameters are used to config the controls for Pause-Loop Exiting: | |
305 | * pause_filter_count: On processors that support Pause filtering(indicated | |
306 | * by CPUID Fn8000_000A_EDX), the VMCB provides a 16 bit pause filter | |
307 | * count value. On VMRUN this value is loaded into an internal counter. | |
308 | * Each time a pause instruction is executed, this counter is decremented | |
309 | * until it reaches zero at which time a #VMEXIT is generated if pause | |
310 | * intercept is enabled. Refer to AMD APM Vol 2 Section 15.14.4 Pause | |
311 | * Intercept Filtering for more details. | |
312 | * This also indicate if ple logic enabled. | |
313 | * | |
314 | * pause_filter_thresh: In addition, some processor families support advanced | |
315 | * pause filtering (indicated by CPUID Fn8000_000A_EDX) upper bound on | |
316 | * the amount of time a guest is allowed to execute in a pause loop. | |
317 | * In this mode, a 16-bit pause filter threshold field is added in the | |
318 | * VMCB. The threshold value is a cycle count that is used to reset the | |
319 | * pause counter. As with simple pause filtering, VMRUN loads the pause | |
320 | * count value from VMCB into an internal counter. Then, on each pause | |
321 | * instruction the hardware checks the elapsed number of cycles since | |
322 | * the most recent pause instruction against the pause filter threshold. | |
323 | * If the elapsed cycle count is greater than the pause filter threshold, | |
324 | * then the internal pause count is reloaded from the VMCB and execution | |
325 | * continues. If the elapsed cycle count is less than the pause filter | |
326 | * threshold, then the internal pause count is decremented. If the count | |
327 | * value is less than zero and PAUSE intercept is enabled, a #VMEXIT is | |
328 | * triggered. If advanced pause filtering is supported and pause filter | |
329 | * threshold field is set to zero, the filter will operate in the simpler, | |
330 | * count only mode. | |
331 | */ | |
332 | ||
333 | static unsigned short pause_filter_thresh = KVM_DEFAULT_PLE_GAP; | |
334 | module_param(pause_filter_thresh, ushort, 0444); | |
335 | ||
336 | static unsigned short pause_filter_count = KVM_SVM_DEFAULT_PLE_WINDOW; | |
337 | module_param(pause_filter_count, ushort, 0444); | |
338 | ||
339 | /* Default doubles per-vcpu window every exit. */ | |
340 | static unsigned short pause_filter_count_grow = KVM_DEFAULT_PLE_WINDOW_GROW; | |
341 | module_param(pause_filter_count_grow, ushort, 0444); | |
342 | ||
343 | /* Default resets per-vcpu window every exit to pause_filter_count. */ | |
344 | static unsigned short pause_filter_count_shrink = KVM_DEFAULT_PLE_WINDOW_SHRINK; | |
345 | module_param(pause_filter_count_shrink, ushort, 0444); | |
346 | ||
347 | /* Default is to compute the maximum so we can never overflow. */ | |
348 | static unsigned short pause_filter_count_max = KVM_SVM_DEFAULT_PLE_WINDOW_MAX; | |
349 | module_param(pause_filter_count_max, ushort, 0444); | |
350 | ||
e2358851 DB |
351 | /* allow nested paging (virtualized MMU) for all guests */ |
352 | static int npt = true; | |
6c7dac72 | 353 | module_param(npt, int, S_IRUGO); |
e3da3acd | 354 | |
e2358851 DB |
355 | /* allow nested virtualization in KVM/SVM */ |
356 | static int nested = true; | |
236de055 AG |
357 | module_param(nested, int, S_IRUGO); |
358 | ||
44a95dae SS |
359 | /* enable / disable AVIC */ |
360 | static int avic; | |
5b8abf1f | 361 | #ifdef CONFIG_X86_LOCAL_APIC |
44a95dae | 362 | module_param(avic, int, S_IRUGO); |
5b8abf1f | 363 | #endif |
44a95dae | 364 | |
d647eb63 PB |
365 | /* enable/disable Next RIP Save */ |
366 | static int nrips = true; | |
367 | module_param(nrips, int, 0444); | |
368 | ||
89c8a498 JN |
369 | /* enable/disable Virtual VMLOAD VMSAVE */ |
370 | static int vls = true; | |
371 | module_param(vls, int, 0444); | |
372 | ||
640bd6e5 JN |
373 | /* enable/disable Virtual GIF */ |
374 | static int vgif = true; | |
375 | module_param(vgif, int, 0444); | |
5ea11f2b | 376 | |
e9df0942 BS |
377 | /* enable/disable SEV support */ |
378 | static int sev = IS_ENABLED(CONFIG_AMD_MEM_ENCRYPT_ACTIVE_BY_DEFAULT); | |
379 | module_param(sev, int, 0444); | |
380 | ||
6f2f8453 PB |
381 | static bool __read_mostly dump_invalid_vmcb = 0; |
382 | module_param(dump_invalid_vmcb, bool, 0644); | |
383 | ||
7607b717 BS |
384 | static u8 rsm_ins_bytes[] = "\x0f\xaa"; |
385 | ||
79a8059d | 386 | static void svm_set_cr0(struct kvm_vcpu *vcpu, unsigned long cr0); |
c2ba05cc | 387 | static void svm_flush_tlb(struct kvm_vcpu *vcpu, bool invalidate_gpa); |
a5c3832d | 388 | static void svm_complete_interrupts(struct vcpu_svm *svm); |
04d2cc77 | 389 | |
410e4d57 | 390 | static int nested_svm_exit_handled(struct vcpu_svm *svm); |
b8e88bc8 | 391 | static int nested_svm_intercept(struct vcpu_svm *svm); |
cf74a78b | 392 | static int nested_svm_vmexit(struct vcpu_svm *svm); |
cf74a78b AG |
393 | static int nested_svm_check_exception(struct vcpu_svm *svm, unsigned nr, |
394 | bool has_error_code, u32 error_code); | |
395 | ||
8d28fec4 | 396 | enum { |
116a0a23 JR |
397 | VMCB_INTERCEPTS, /* Intercept vectors, TSC offset, |
398 | pause filter count */ | |
f56838e4 | 399 | VMCB_PERM_MAP, /* IOPM Base and MSRPM Base */ |
d48086d1 | 400 | VMCB_ASID, /* ASID */ |
decdbf6a | 401 | VMCB_INTR, /* int_ctl, int_vector */ |
b2747166 | 402 | VMCB_NPT, /* npt_en, nCR3, gPAT */ |
dcca1a65 | 403 | VMCB_CR, /* CR0, CR3, CR4, EFER */ |
72214b96 | 404 | VMCB_DR, /* DR6, DR7 */ |
17a703cb | 405 | VMCB_DT, /* GDT, IDT */ |
060d0c9a | 406 | VMCB_SEG, /* CS, DS, SS, ES, CPL */ |
0574dec0 | 407 | VMCB_CR2, /* CR2 only */ |
b53ba3f9 | 408 | VMCB_LBR, /* DBGCTL, BR_FROM, BR_TO, LAST_EX_FROM, LAST_EX_TO */ |
44a95dae SS |
409 | VMCB_AVIC, /* AVIC APIC_BAR, AVIC APIC_BACKING_PAGE, |
410 | * AVIC PHYSICAL_TABLE pointer, | |
411 | * AVIC LOGICAL_TABLE pointer | |
412 | */ | |
8d28fec4 RJ |
413 | VMCB_DIRTY_MAX, |
414 | }; | |
415 | ||
0574dec0 JR |
416 | /* TPR and CR2 are always written before VMRUN */ |
417 | #define VMCB_ALWAYS_DIRTY_MASK ((1U << VMCB_INTR) | (1U << VMCB_CR2)) | |
8d28fec4 | 418 | |
44a95dae SS |
419 | #define VMCB_AVIC_APIC_BAR_MASK 0xFFFFFFFFFF000ULL |
420 | ||
ed3cd233 | 421 | static unsigned int max_sev_asid; |
1654efcb BS |
422 | static unsigned int min_sev_asid; |
423 | static unsigned long *sev_asid_bitmap; | |
89c50580 | 424 | #define __sme_page_pa(x) __sme_set(page_to_pfn(x) << PAGE_SHIFT) |
1654efcb | 425 | |
1e80fdc0 BS |
426 | struct enc_region { |
427 | struct list_head list; | |
428 | unsigned long npages; | |
429 | struct page **pages; | |
430 | unsigned long uaddr; | |
431 | unsigned long size; | |
432 | }; | |
433 | ||
81811c16 SC |
434 | |
435 | static inline struct kvm_svm *to_kvm_svm(struct kvm *kvm) | |
436 | { | |
437 | return container_of(kvm, struct kvm_svm, kvm); | |
438 | } | |
439 | ||
1654efcb BS |
440 | static inline bool svm_sev_enabled(void) |
441 | { | |
853c1109 | 442 | return IS_ENABLED(CONFIG_KVM_AMD_SEV) ? max_sev_asid : 0; |
1654efcb BS |
443 | } |
444 | ||
445 | static inline bool sev_guest(struct kvm *kvm) | |
446 | { | |
853c1109 | 447 | #ifdef CONFIG_KVM_AMD_SEV |
81811c16 | 448 | struct kvm_sev_info *sev = &to_kvm_svm(kvm)->sev_info; |
1654efcb BS |
449 | |
450 | return sev->active; | |
853c1109 PB |
451 | #else |
452 | return false; | |
453 | #endif | |
1654efcb | 454 | } |
ed3cd233 | 455 | |
70cd94e6 BS |
456 | static inline int sev_get_asid(struct kvm *kvm) |
457 | { | |
81811c16 | 458 | struct kvm_sev_info *sev = &to_kvm_svm(kvm)->sev_info; |
70cd94e6 BS |
459 | |
460 | return sev->asid; | |
461 | } | |
462 | ||
8d28fec4 RJ |
463 | static inline void mark_all_dirty(struct vmcb *vmcb) |
464 | { | |
465 | vmcb->control.clean = 0; | |
466 | } | |
467 | ||
468 | static inline void mark_all_clean(struct vmcb *vmcb) | |
469 | { | |
470 | vmcb->control.clean = ((1 << VMCB_DIRTY_MAX) - 1) | |
471 | & ~VMCB_ALWAYS_DIRTY_MASK; | |
472 | } | |
473 | ||
474 | static inline void mark_dirty(struct vmcb *vmcb, int bit) | |
475 | { | |
476 | vmcb->control.clean &= ~(1 << bit); | |
477 | } | |
478 | ||
a2fa3e9f GH |
479 | static inline struct vcpu_svm *to_svm(struct kvm_vcpu *vcpu) |
480 | { | |
fb3f0f51 | 481 | return container_of(vcpu, struct vcpu_svm, vcpu); |
a2fa3e9f GH |
482 | } |
483 | ||
44a95dae SS |
484 | static inline void avic_update_vapic_bar(struct vcpu_svm *svm, u64 data) |
485 | { | |
486 | svm->vmcb->control.avic_vapic_bar = data & VMCB_AVIC_APIC_BAR_MASK; | |
487 | mark_dirty(svm->vmcb, VMCB_AVIC); | |
488 | } | |
489 | ||
340d3bc3 SS |
490 | static inline bool avic_vcpu_is_running(struct kvm_vcpu *vcpu) |
491 | { | |
492 | struct vcpu_svm *svm = to_svm(vcpu); | |
493 | u64 *entry = svm->avic_physical_id_cache; | |
494 | ||
495 | if (!entry) | |
496 | return false; | |
497 | ||
498 | return (READ_ONCE(*entry) & AVIC_PHYSICAL_ID_ENTRY_IS_RUNNING_MASK); | |
499 | } | |
500 | ||
384c6368 JR |
501 | static void recalc_intercepts(struct vcpu_svm *svm) |
502 | { | |
503 | struct vmcb_control_area *c, *h; | |
504 | struct nested_state *g; | |
505 | ||
116a0a23 JR |
506 | mark_dirty(svm->vmcb, VMCB_INTERCEPTS); |
507 | ||
384c6368 JR |
508 | if (!is_guest_mode(&svm->vcpu)) |
509 | return; | |
510 | ||
511 | c = &svm->vmcb->control; | |
512 | h = &svm->nested.hsave->control; | |
513 | g = &svm->nested; | |
514 | ||
4ee546b4 | 515 | c->intercept_cr = h->intercept_cr | g->intercept_cr; |
3aed041a | 516 | c->intercept_dr = h->intercept_dr | g->intercept_dr; |
bd89525a | 517 | c->intercept_exceptions = h->intercept_exceptions | g->intercept_exceptions; |
384c6368 JR |
518 | c->intercept = h->intercept | g->intercept; |
519 | } | |
520 | ||
4ee546b4 RJ |
521 | static inline struct vmcb *get_host_vmcb(struct vcpu_svm *svm) |
522 | { | |
523 | if (is_guest_mode(&svm->vcpu)) | |
524 | return svm->nested.hsave; | |
525 | else | |
526 | return svm->vmcb; | |
527 | } | |
528 | ||
529 | static inline void set_cr_intercept(struct vcpu_svm *svm, int bit) | |
530 | { | |
531 | struct vmcb *vmcb = get_host_vmcb(svm); | |
532 | ||
533 | vmcb->control.intercept_cr |= (1U << bit); | |
534 | ||
535 | recalc_intercepts(svm); | |
536 | } | |
537 | ||
538 | static inline void clr_cr_intercept(struct vcpu_svm *svm, int bit) | |
539 | { | |
540 | struct vmcb *vmcb = get_host_vmcb(svm); | |
541 | ||
542 | vmcb->control.intercept_cr &= ~(1U << bit); | |
543 | ||
544 | recalc_intercepts(svm); | |
545 | } | |
546 | ||
547 | static inline bool is_cr_intercept(struct vcpu_svm *svm, int bit) | |
548 | { | |
549 | struct vmcb *vmcb = get_host_vmcb(svm); | |
550 | ||
551 | return vmcb->control.intercept_cr & (1U << bit); | |
552 | } | |
553 | ||
5315c716 | 554 | static inline void set_dr_intercepts(struct vcpu_svm *svm) |
3aed041a JR |
555 | { |
556 | struct vmcb *vmcb = get_host_vmcb(svm); | |
557 | ||
5315c716 PB |
558 | vmcb->control.intercept_dr = (1 << INTERCEPT_DR0_READ) |
559 | | (1 << INTERCEPT_DR1_READ) | |
560 | | (1 << INTERCEPT_DR2_READ) | |
561 | | (1 << INTERCEPT_DR3_READ) | |
562 | | (1 << INTERCEPT_DR4_READ) | |
563 | | (1 << INTERCEPT_DR5_READ) | |
564 | | (1 << INTERCEPT_DR6_READ) | |
565 | | (1 << INTERCEPT_DR7_READ) | |
566 | | (1 << INTERCEPT_DR0_WRITE) | |
567 | | (1 << INTERCEPT_DR1_WRITE) | |
568 | | (1 << INTERCEPT_DR2_WRITE) | |
569 | | (1 << INTERCEPT_DR3_WRITE) | |
570 | | (1 << INTERCEPT_DR4_WRITE) | |
571 | | (1 << INTERCEPT_DR5_WRITE) | |
572 | | (1 << INTERCEPT_DR6_WRITE) | |
573 | | (1 << INTERCEPT_DR7_WRITE); | |
3aed041a JR |
574 | |
575 | recalc_intercepts(svm); | |
576 | } | |
577 | ||
5315c716 | 578 | static inline void clr_dr_intercepts(struct vcpu_svm *svm) |
3aed041a JR |
579 | { |
580 | struct vmcb *vmcb = get_host_vmcb(svm); | |
581 | ||
5315c716 | 582 | vmcb->control.intercept_dr = 0; |
3aed041a JR |
583 | |
584 | recalc_intercepts(svm); | |
585 | } | |
586 | ||
18c918c5 JR |
587 | static inline void set_exception_intercept(struct vcpu_svm *svm, int bit) |
588 | { | |
589 | struct vmcb *vmcb = get_host_vmcb(svm); | |
590 | ||
591 | vmcb->control.intercept_exceptions |= (1U << bit); | |
592 | ||
593 | recalc_intercepts(svm); | |
594 | } | |
595 | ||
596 | static inline void clr_exception_intercept(struct vcpu_svm *svm, int bit) | |
597 | { | |
598 | struct vmcb *vmcb = get_host_vmcb(svm); | |
599 | ||
600 | vmcb->control.intercept_exceptions &= ~(1U << bit); | |
601 | ||
602 | recalc_intercepts(svm); | |
603 | } | |
604 | ||
8a05a1b8 JR |
605 | static inline void set_intercept(struct vcpu_svm *svm, int bit) |
606 | { | |
607 | struct vmcb *vmcb = get_host_vmcb(svm); | |
608 | ||
609 | vmcb->control.intercept |= (1ULL << bit); | |
610 | ||
611 | recalc_intercepts(svm); | |
612 | } | |
613 | ||
614 | static inline void clr_intercept(struct vcpu_svm *svm, int bit) | |
615 | { | |
616 | struct vmcb *vmcb = get_host_vmcb(svm); | |
617 | ||
618 | vmcb->control.intercept &= ~(1ULL << bit); | |
619 | ||
620 | recalc_intercepts(svm); | |
621 | } | |
622 | ||
640bd6e5 JN |
623 | static inline bool vgif_enabled(struct vcpu_svm *svm) |
624 | { | |
625 | return !!(svm->vmcb->control.int_ctl & V_GIF_ENABLE_MASK); | |
626 | } | |
627 | ||
2af9194d JR |
628 | static inline void enable_gif(struct vcpu_svm *svm) |
629 | { | |
640bd6e5 JN |
630 | if (vgif_enabled(svm)) |
631 | svm->vmcb->control.int_ctl |= V_GIF_MASK; | |
632 | else | |
633 | svm->vcpu.arch.hflags |= HF_GIF_MASK; | |
2af9194d JR |
634 | } |
635 | ||
636 | static inline void disable_gif(struct vcpu_svm *svm) | |
637 | { | |
640bd6e5 JN |
638 | if (vgif_enabled(svm)) |
639 | svm->vmcb->control.int_ctl &= ~V_GIF_MASK; | |
640 | else | |
641 | svm->vcpu.arch.hflags &= ~HF_GIF_MASK; | |
2af9194d JR |
642 | } |
643 | ||
644 | static inline bool gif_set(struct vcpu_svm *svm) | |
645 | { | |
640bd6e5 JN |
646 | if (vgif_enabled(svm)) |
647 | return !!(svm->vmcb->control.int_ctl & V_GIF_MASK); | |
648 | else | |
649 | return !!(svm->vcpu.arch.hflags & HF_GIF_MASK); | |
2af9194d JR |
650 | } |
651 | ||
4866d5e3 | 652 | static unsigned long iopm_base; |
6aa8b732 AK |
653 | |
654 | struct kvm_ldttss_desc { | |
655 | u16 limit0; | |
656 | u16 base0; | |
e0231715 JR |
657 | unsigned base1:8, type:5, dpl:2, p:1; |
658 | unsigned limit1:4, zero0:3, g:1, base2:8; | |
6aa8b732 AK |
659 | u32 base3; |
660 | u32 zero1; | |
661 | } __attribute__((packed)); | |
662 | ||
663 | struct svm_cpu_data { | |
664 | int cpu; | |
665 | ||
5008fdf5 AK |
666 | u64 asid_generation; |
667 | u32 max_asid; | |
668 | u32 next_asid; | |
4faefff3 | 669 | u32 min_asid; |
6aa8b732 AK |
670 | struct kvm_ldttss_desc *tss_desc; |
671 | ||
672 | struct page *save_area; | |
15d45071 | 673 | struct vmcb *current_vmcb; |
70cd94e6 BS |
674 | |
675 | /* index = sev_asid, value = vmcb pointer */ | |
676 | struct vmcb **sev_vmcbs; | |
6aa8b732 AK |
677 | }; |
678 | ||
679 | static DEFINE_PER_CPU(struct svm_cpu_data *, svm_data); | |
680 | ||
09941fbb | 681 | static const u32 msrpm_ranges[] = {0, 0xc0000000, 0xc0010000}; |
6aa8b732 | 682 | |
9d8f549d | 683 | #define NUM_MSR_MAPS ARRAY_SIZE(msrpm_ranges) |
6aa8b732 AK |
684 | #define MSRS_RANGE_SIZE 2048 |
685 | #define MSRS_IN_RANGE (MSRS_RANGE_SIZE * 8 / 2) | |
686 | ||
455716fa JR |
687 | static u32 svm_msrpm_offset(u32 msr) |
688 | { | |
689 | u32 offset; | |
690 | int i; | |
691 | ||
692 | for (i = 0; i < NUM_MSR_MAPS; i++) { | |
693 | if (msr < msrpm_ranges[i] || | |
694 | msr >= msrpm_ranges[i] + MSRS_IN_RANGE) | |
695 | continue; | |
696 | ||
697 | offset = (msr - msrpm_ranges[i]) / 4; /* 4 msrs per u8 */ | |
698 | offset += (i * MSRS_RANGE_SIZE); /* add range offset */ | |
699 | ||
700 | /* Now we have the u8 offset - but need the u32 offset */ | |
701 | return offset / 4; | |
702 | } | |
703 | ||
704 | /* MSR not in any range */ | |
705 | return MSR_INVALID; | |
706 | } | |
707 | ||
6aa8b732 AK |
708 | #define MAX_INST_SIZE 15 |
709 | ||
6aa8b732 AK |
710 | static inline void clgi(void) |
711 | { | |
ac5ffda2 | 712 | asm volatile (__ex("clgi")); |
6aa8b732 AK |
713 | } |
714 | ||
715 | static inline void stgi(void) | |
716 | { | |
ac5ffda2 | 717 | asm volatile (__ex("stgi")); |
6aa8b732 AK |
718 | } |
719 | ||
720 | static inline void invlpga(unsigned long addr, u32 asid) | |
721 | { | |
ac5ffda2 | 722 | asm volatile (__ex("invlpga %1, %0") : : "c"(asid), "a"(addr)); |
6aa8b732 AK |
723 | } |
724 | ||
855feb67 | 725 | static int get_npt_level(struct kvm_vcpu *vcpu) |
4b16184c JR |
726 | { |
727 | #ifdef CONFIG_X86_64 | |
2a7266a8 | 728 | return PT64_ROOT_4LEVEL; |
4b16184c JR |
729 | #else |
730 | return PT32E_ROOT_LEVEL; | |
731 | #endif | |
732 | } | |
733 | ||
6aa8b732 AK |
734 | static void svm_set_efer(struct kvm_vcpu *vcpu, u64 efer) |
735 | { | |
6dc696d4 | 736 | vcpu->arch.efer = efer; |
709ddebf | 737 | if (!npt_enabled && !(efer & EFER_LMA)) |
2b5203ee | 738 | efer &= ~EFER_LME; |
6aa8b732 | 739 | |
9962d032 | 740 | to_svm(vcpu)->vmcb->save.efer = efer | EFER_SVME; |
dcca1a65 | 741 | mark_dirty(to_svm(vcpu)->vmcb, VMCB_CR); |
6aa8b732 AK |
742 | } |
743 | ||
6aa8b732 AK |
744 | static int is_external_interrupt(u32 info) |
745 | { | |
746 | info &= SVM_EVTINJ_TYPE_MASK | SVM_EVTINJ_VALID; | |
747 | return info == (SVM_EVTINJ_VALID | SVM_EVTINJ_TYPE_INTR); | |
748 | } | |
749 | ||
37ccdcbe | 750 | static u32 svm_get_interrupt_shadow(struct kvm_vcpu *vcpu) |
2809f5d2 GC |
751 | { |
752 | struct vcpu_svm *svm = to_svm(vcpu); | |
753 | u32 ret = 0; | |
754 | ||
755 | if (svm->vmcb->control.int_state & SVM_INTERRUPT_SHADOW_MASK) | |
37ccdcbe PB |
756 | ret = KVM_X86_SHADOW_INT_STI | KVM_X86_SHADOW_INT_MOV_SS; |
757 | return ret; | |
2809f5d2 GC |
758 | } |
759 | ||
760 | static void svm_set_interrupt_shadow(struct kvm_vcpu *vcpu, int mask) | |
761 | { | |
762 | struct vcpu_svm *svm = to_svm(vcpu); | |
763 | ||
764 | if (mask == 0) | |
765 | svm->vmcb->control.int_state &= ~SVM_INTERRUPT_SHADOW_MASK; | |
766 | else | |
767 | svm->vmcb->control.int_state |= SVM_INTERRUPT_SHADOW_MASK; | |
768 | ||
769 | } | |
770 | ||
f8ea7c60 | 771 | static int skip_emulated_instruction(struct kvm_vcpu *vcpu) |
6aa8b732 | 772 | { |
a2fa3e9f GH |
773 | struct vcpu_svm *svm = to_svm(vcpu); |
774 | ||
d647eb63 | 775 | if (nrips && svm->vmcb->control.next_rip != 0) { |
d2922422 | 776 | WARN_ON_ONCE(!static_cpu_has(X86_FEATURE_NRIPS)); |
6bc31bdc | 777 | svm->next_rip = svm->vmcb->control.next_rip; |
f104765b | 778 | } |
6bc31bdc | 779 | |
f8ea7c60 VK |
780 | if (!svm->next_rip) |
781 | return kvm_emulate_instruction(vcpu, EMULTYPE_SKIP); | |
782 | ||
5fdbf976 MT |
783 | if (svm->next_rip - kvm_rip_read(vcpu) > MAX_INST_SIZE) |
784 | printk(KERN_ERR "%s: ip 0x%lx next 0x%llx\n", | |
785 | __func__, kvm_rip_read(vcpu), svm->next_rip); | |
6aa8b732 | 786 | |
5fdbf976 | 787 | kvm_rip_write(vcpu, svm->next_rip); |
2809f5d2 | 788 | svm_set_interrupt_shadow(vcpu, 0); |
f8ea7c60 VK |
789 | |
790 | return EMULATE_DONE; | |
6aa8b732 AK |
791 | } |
792 | ||
cfcd20e5 | 793 | static void svm_queue_exception(struct kvm_vcpu *vcpu) |
116a4752 JK |
794 | { |
795 | struct vcpu_svm *svm = to_svm(vcpu); | |
cfcd20e5 WL |
796 | unsigned nr = vcpu->arch.exception.nr; |
797 | bool has_error_code = vcpu->arch.exception.has_error_code; | |
664f8e26 | 798 | bool reinject = vcpu->arch.exception.injected; |
cfcd20e5 | 799 | u32 error_code = vcpu->arch.exception.error_code; |
116a4752 | 800 | |
e0231715 JR |
801 | /* |
802 | * If we are within a nested VM we'd better #VMEXIT and let the guest | |
803 | * handle the exception | |
804 | */ | |
ce7ddec4 JR |
805 | if (!reinject && |
806 | nested_svm_check_exception(svm, nr, has_error_code, error_code)) | |
116a4752 JK |
807 | return; |
808 | ||
da998b46 JM |
809 | kvm_deliver_exception_payload(&svm->vcpu); |
810 | ||
d647eb63 | 811 | if (nr == BP_VECTOR && !nrips) { |
66b7138f JK |
812 | unsigned long rip, old_rip = kvm_rip_read(&svm->vcpu); |
813 | ||
814 | /* | |
815 | * For guest debugging where we have to reinject #BP if some | |
816 | * INT3 is guest-owned: | |
817 | * Emulate nRIP by moving RIP forward. Will fail if injection | |
818 | * raises a fault that is not intercepted. Still better than | |
819 | * failing in all cases. | |
820 | */ | |
f8ea7c60 | 821 | (void)skip_emulated_instruction(&svm->vcpu); |
66b7138f JK |
822 | rip = kvm_rip_read(&svm->vcpu); |
823 | svm->int3_rip = rip + svm->vmcb->save.cs.base; | |
824 | svm->int3_injected = rip - old_rip; | |
825 | } | |
826 | ||
116a4752 JK |
827 | svm->vmcb->control.event_inj = nr |
828 | | SVM_EVTINJ_VALID | |
829 | | (has_error_code ? SVM_EVTINJ_VALID_ERR : 0) | |
830 | | SVM_EVTINJ_TYPE_EXEPT; | |
831 | svm->vmcb->control.event_inj_err = error_code; | |
832 | } | |
833 | ||
67ec6607 JR |
834 | static void svm_init_erratum_383(void) |
835 | { | |
836 | u32 low, high; | |
837 | int err; | |
838 | u64 val; | |
839 | ||
e6ee94d5 | 840 | if (!static_cpu_has_bug(X86_BUG_AMD_TLB_MMATCH)) |
67ec6607 JR |
841 | return; |
842 | ||
843 | /* Use _safe variants to not break nested virtualization */ | |
844 | val = native_read_msr_safe(MSR_AMD64_DC_CFG, &err); | |
845 | if (err) | |
846 | return; | |
847 | ||
848 | val |= (1ULL << 47); | |
849 | ||
850 | low = lower_32_bits(val); | |
851 | high = upper_32_bits(val); | |
852 | ||
853 | native_write_msr_safe(MSR_AMD64_DC_CFG, low, high); | |
854 | ||
855 | erratum_383_found = true; | |
856 | } | |
857 | ||
2b036c6b BO |
858 | static void svm_init_osvw(struct kvm_vcpu *vcpu) |
859 | { | |
860 | /* | |
861 | * Guests should see errata 400 and 415 as fixed (assuming that | |
862 | * HLT and IO instructions are intercepted). | |
863 | */ | |
864 | vcpu->arch.osvw.length = (osvw_len >= 3) ? (osvw_len) : 3; | |
865 | vcpu->arch.osvw.status = osvw_status & ~(6ULL); | |
866 | ||
867 | /* | |
868 | * By increasing VCPU's osvw.length to 3 we are telling the guest that | |
869 | * all osvw.status bits inside that length, including bit 0 (which is | |
870 | * reserved for erratum 298), are valid. However, if host processor's | |
871 | * osvw_len is 0 then osvw_status[0] carries no information. We need to | |
872 | * be conservative here and therefore we tell the guest that erratum 298 | |
873 | * is present (because we really don't know). | |
874 | */ | |
875 | if (osvw_len == 0 && boot_cpu_data.x86 == 0x10) | |
876 | vcpu->arch.osvw.status |= 1; | |
877 | } | |
878 | ||
6aa8b732 AK |
879 | static int has_svm(void) |
880 | { | |
63d1142f | 881 | const char *msg; |
6aa8b732 | 882 | |
63d1142f | 883 | if (!cpu_has_svm(&msg)) { |
ff81ff10 | 884 | printk(KERN_INFO "has_svm: %s\n", msg); |
6aa8b732 AK |
885 | return 0; |
886 | } | |
887 | ||
6aa8b732 AK |
888 | return 1; |
889 | } | |
890 | ||
13a34e06 | 891 | static void svm_hardware_disable(void) |
6aa8b732 | 892 | { |
fbc0db76 JR |
893 | /* Make sure we clean up behind us */ |
894 | if (static_cpu_has(X86_FEATURE_TSCRATEMSR)) | |
895 | wrmsrl(MSR_AMD64_TSC_RATIO, TSC_RATIO_DEFAULT); | |
896 | ||
2c8dceeb | 897 | cpu_svm_disable(); |
1018faa6 JR |
898 | |
899 | amd_pmu_disable_virt(); | |
6aa8b732 AK |
900 | } |
901 | ||
13a34e06 | 902 | static int svm_hardware_enable(void) |
6aa8b732 AK |
903 | { |
904 | ||
0fe1e009 | 905 | struct svm_cpu_data *sd; |
6aa8b732 | 906 | uint64_t efer; |
6aa8b732 AK |
907 | struct desc_struct *gdt; |
908 | int me = raw_smp_processor_id(); | |
909 | ||
10474ae8 AG |
910 | rdmsrl(MSR_EFER, efer); |
911 | if (efer & EFER_SVME) | |
912 | return -EBUSY; | |
913 | ||
6aa8b732 | 914 | if (!has_svm()) { |
1f5b77f5 | 915 | pr_err("%s: err EOPNOTSUPP on %d\n", __func__, me); |
10474ae8 | 916 | return -EINVAL; |
6aa8b732 | 917 | } |
0fe1e009 | 918 | sd = per_cpu(svm_data, me); |
0fe1e009 | 919 | if (!sd) { |
1f5b77f5 | 920 | pr_err("%s: svm_data is NULL on %d\n", __func__, me); |
10474ae8 | 921 | return -EINVAL; |
6aa8b732 AK |
922 | } |
923 | ||
0fe1e009 TH |
924 | sd->asid_generation = 1; |
925 | sd->max_asid = cpuid_ebx(SVM_CPUID_FUNC) - 1; | |
926 | sd->next_asid = sd->max_asid + 1; | |
ed3cd233 | 927 | sd->min_asid = max_sev_asid + 1; |
6aa8b732 | 928 | |
45fc8757 | 929 | gdt = get_current_gdt_rw(); |
0fe1e009 | 930 | sd->tss_desc = (struct kvm_ldttss_desc *)(gdt + GDT_ENTRY_TSS); |
6aa8b732 | 931 | |
9962d032 | 932 | wrmsrl(MSR_EFER, efer | EFER_SVME); |
6aa8b732 | 933 | |
d0316554 | 934 | wrmsrl(MSR_VM_HSAVE_PA, page_to_pfn(sd->save_area) << PAGE_SHIFT); |
10474ae8 | 935 | |
fbc0db76 JR |
936 | if (static_cpu_has(X86_FEATURE_TSCRATEMSR)) { |
937 | wrmsrl(MSR_AMD64_TSC_RATIO, TSC_RATIO_DEFAULT); | |
89cbc767 | 938 | __this_cpu_write(current_tsc_ratio, TSC_RATIO_DEFAULT); |
fbc0db76 JR |
939 | } |
940 | ||
2b036c6b BO |
941 | |
942 | /* | |
943 | * Get OSVW bits. | |
944 | * | |
945 | * Note that it is possible to have a system with mixed processor | |
946 | * revisions and therefore different OSVW bits. If bits are not the same | |
947 | * on different processors then choose the worst case (i.e. if erratum | |
948 | * is present on one processor and not on another then assume that the | |
949 | * erratum is present everywhere). | |
950 | */ | |
951 | if (cpu_has(&boot_cpu_data, X86_FEATURE_OSVW)) { | |
952 | uint64_t len, status = 0; | |
953 | int err; | |
954 | ||
955 | len = native_read_msr_safe(MSR_AMD64_OSVW_ID_LENGTH, &err); | |
956 | if (!err) | |
957 | status = native_read_msr_safe(MSR_AMD64_OSVW_STATUS, | |
958 | &err); | |
959 | ||
960 | if (err) | |
961 | osvw_status = osvw_len = 0; | |
962 | else { | |
963 | if (len < osvw_len) | |
964 | osvw_len = len; | |
965 | osvw_status |= status; | |
966 | osvw_status &= (1ULL << osvw_len) - 1; | |
967 | } | |
968 | } else | |
969 | osvw_status = osvw_len = 0; | |
970 | ||
67ec6607 JR |
971 | svm_init_erratum_383(); |
972 | ||
1018faa6 JR |
973 | amd_pmu_enable_virt(); |
974 | ||
10474ae8 | 975 | return 0; |
6aa8b732 AK |
976 | } |
977 | ||
0da1db75 JR |
978 | static void svm_cpu_uninit(int cpu) |
979 | { | |
0fe1e009 | 980 | struct svm_cpu_data *sd = per_cpu(svm_data, raw_smp_processor_id()); |
0da1db75 | 981 | |
0fe1e009 | 982 | if (!sd) |
0da1db75 JR |
983 | return; |
984 | ||
985 | per_cpu(svm_data, raw_smp_processor_id()) = NULL; | |
70cd94e6 | 986 | kfree(sd->sev_vmcbs); |
0fe1e009 TH |
987 | __free_page(sd->save_area); |
988 | kfree(sd); | |
0da1db75 JR |
989 | } |
990 | ||
6aa8b732 AK |
991 | static int svm_cpu_init(int cpu) |
992 | { | |
0fe1e009 | 993 | struct svm_cpu_data *sd; |
6aa8b732 AK |
994 | int r; |
995 | ||
0fe1e009 TH |
996 | sd = kzalloc(sizeof(struct svm_cpu_data), GFP_KERNEL); |
997 | if (!sd) | |
6aa8b732 | 998 | return -ENOMEM; |
0fe1e009 | 999 | sd->cpu = cpu; |
6aa8b732 | 1000 | r = -ENOMEM; |
70cd94e6 | 1001 | sd->save_area = alloc_page(GFP_KERNEL); |
0fe1e009 | 1002 | if (!sd->save_area) |
6aa8b732 AK |
1003 | goto err_1; |
1004 | ||
70cd94e6 BS |
1005 | if (svm_sev_enabled()) { |
1006 | r = -ENOMEM; | |
6da2ec56 KC |
1007 | sd->sev_vmcbs = kmalloc_array(max_sev_asid + 1, |
1008 | sizeof(void *), | |
1009 | GFP_KERNEL); | |
70cd94e6 BS |
1010 | if (!sd->sev_vmcbs) |
1011 | goto err_1; | |
1012 | } | |
1013 | ||
0fe1e009 | 1014 | per_cpu(svm_data, cpu) = sd; |
6aa8b732 AK |
1015 | |
1016 | return 0; | |
1017 | ||
1018 | err_1: | |
0fe1e009 | 1019 | kfree(sd); |
6aa8b732 AK |
1020 | return r; |
1021 | ||
1022 | } | |
1023 | ||
ac72a9b7 JR |
1024 | static bool valid_msr_intercept(u32 index) |
1025 | { | |
1026 | int i; | |
1027 | ||
1028 | for (i = 0; direct_access_msrs[i].index != MSR_INVALID; i++) | |
1029 | if (direct_access_msrs[i].index == index) | |
1030 | return true; | |
1031 | ||
1032 | return false; | |
1033 | } | |
1034 | ||
b2ac58f9 KA |
1035 | static bool msr_write_intercepted(struct kvm_vcpu *vcpu, unsigned msr) |
1036 | { | |
1037 | u8 bit_write; | |
1038 | unsigned long tmp; | |
1039 | u32 offset; | |
1040 | u32 *msrpm; | |
1041 | ||
1042 | msrpm = is_guest_mode(vcpu) ? to_svm(vcpu)->nested.msrpm: | |
1043 | to_svm(vcpu)->msrpm; | |
1044 | ||
1045 | offset = svm_msrpm_offset(msr); | |
1046 | bit_write = 2 * (msr & 0x0f) + 1; | |
1047 | tmp = msrpm[offset]; | |
1048 | ||
1049 | BUG_ON(offset == MSR_INVALID); | |
1050 | ||
1051 | return !!test_bit(bit_write, &tmp); | |
1052 | } | |
1053 | ||
bfc733a7 RR |
1054 | static void set_msr_interception(u32 *msrpm, unsigned msr, |
1055 | int read, int write) | |
6aa8b732 | 1056 | { |
455716fa JR |
1057 | u8 bit_read, bit_write; |
1058 | unsigned long tmp; | |
1059 | u32 offset; | |
6aa8b732 | 1060 | |
ac72a9b7 JR |
1061 | /* |
1062 | * If this warning triggers extend the direct_access_msrs list at the | |
1063 | * beginning of the file | |
1064 | */ | |
1065 | WARN_ON(!valid_msr_intercept(msr)); | |
1066 | ||
455716fa JR |
1067 | offset = svm_msrpm_offset(msr); |
1068 | bit_read = 2 * (msr & 0x0f); | |
1069 | bit_write = 2 * (msr & 0x0f) + 1; | |
1070 | tmp = msrpm[offset]; | |
1071 | ||
1072 | BUG_ON(offset == MSR_INVALID); | |
1073 | ||
1074 | read ? clear_bit(bit_read, &tmp) : set_bit(bit_read, &tmp); | |
1075 | write ? clear_bit(bit_write, &tmp) : set_bit(bit_write, &tmp); | |
1076 | ||
1077 | msrpm[offset] = tmp; | |
6aa8b732 AK |
1078 | } |
1079 | ||
f65c229c | 1080 | static void svm_vcpu_init_msrpm(u32 *msrpm) |
6aa8b732 AK |
1081 | { |
1082 | int i; | |
1083 | ||
f65c229c JR |
1084 | memset(msrpm, 0xff, PAGE_SIZE * (1 << MSRPM_ALLOC_ORDER)); |
1085 | ||
ac72a9b7 JR |
1086 | for (i = 0; direct_access_msrs[i].index != MSR_INVALID; i++) { |
1087 | if (!direct_access_msrs[i].always) | |
1088 | continue; | |
1089 | ||
1090 | set_msr_interception(msrpm, direct_access_msrs[i].index, 1, 1); | |
1091 | } | |
f65c229c JR |
1092 | } |
1093 | ||
323c3d80 JR |
1094 | static void add_msr_offset(u32 offset) |
1095 | { | |
1096 | int i; | |
1097 | ||
1098 | for (i = 0; i < MSRPM_OFFSETS; ++i) { | |
1099 | ||
1100 | /* Offset already in list? */ | |
1101 | if (msrpm_offsets[i] == offset) | |
bfc733a7 | 1102 | return; |
323c3d80 JR |
1103 | |
1104 | /* Slot used by another offset? */ | |
1105 | if (msrpm_offsets[i] != MSR_INVALID) | |
1106 | continue; | |
1107 | ||
1108 | /* Add offset to list */ | |
1109 | msrpm_offsets[i] = offset; | |
1110 | ||
1111 | return; | |
6aa8b732 | 1112 | } |
323c3d80 JR |
1113 | |
1114 | /* | |
1115 | * If this BUG triggers the msrpm_offsets table has an overflow. Just | |
1116 | * increase MSRPM_OFFSETS in this case. | |
1117 | */ | |
bfc733a7 | 1118 | BUG(); |
6aa8b732 AK |
1119 | } |
1120 | ||
323c3d80 | 1121 | static void init_msrpm_offsets(void) |
f65c229c | 1122 | { |
323c3d80 | 1123 | int i; |
f65c229c | 1124 | |
323c3d80 JR |
1125 | memset(msrpm_offsets, 0xff, sizeof(msrpm_offsets)); |
1126 | ||
1127 | for (i = 0; direct_access_msrs[i].index != MSR_INVALID; i++) { | |
1128 | u32 offset; | |
1129 | ||
1130 | offset = svm_msrpm_offset(direct_access_msrs[i].index); | |
1131 | BUG_ON(offset == MSR_INVALID); | |
1132 | ||
1133 | add_msr_offset(offset); | |
1134 | } | |
f65c229c JR |
1135 | } |
1136 | ||
24e09cbf JR |
1137 | static void svm_enable_lbrv(struct vcpu_svm *svm) |
1138 | { | |
1139 | u32 *msrpm = svm->msrpm; | |
1140 | ||
0dc92119 | 1141 | svm->vmcb->control.virt_ext |= LBR_CTL_ENABLE_MASK; |
24e09cbf JR |
1142 | set_msr_interception(msrpm, MSR_IA32_LASTBRANCHFROMIP, 1, 1); |
1143 | set_msr_interception(msrpm, MSR_IA32_LASTBRANCHTOIP, 1, 1); | |
1144 | set_msr_interception(msrpm, MSR_IA32_LASTINTFROMIP, 1, 1); | |
1145 | set_msr_interception(msrpm, MSR_IA32_LASTINTTOIP, 1, 1); | |
1146 | } | |
1147 | ||
1148 | static void svm_disable_lbrv(struct vcpu_svm *svm) | |
1149 | { | |
1150 | u32 *msrpm = svm->msrpm; | |
1151 | ||
0dc92119 | 1152 | svm->vmcb->control.virt_ext &= ~LBR_CTL_ENABLE_MASK; |
24e09cbf JR |
1153 | set_msr_interception(msrpm, MSR_IA32_LASTBRANCHFROMIP, 0, 0); |
1154 | set_msr_interception(msrpm, MSR_IA32_LASTBRANCHTOIP, 0, 0); | |
1155 | set_msr_interception(msrpm, MSR_IA32_LASTINTFROMIP, 0, 0); | |
1156 | set_msr_interception(msrpm, MSR_IA32_LASTINTTOIP, 0, 0); | |
1157 | } | |
1158 | ||
4aebd0e9 LP |
1159 | static void disable_nmi_singlestep(struct vcpu_svm *svm) |
1160 | { | |
1161 | svm->nmi_singlestep = false; | |
640bd6e5 | 1162 | |
ab2f4d73 LP |
1163 | if (!(svm->vcpu.guest_debug & KVM_GUESTDBG_SINGLESTEP)) { |
1164 | /* Clear our flags if they were not set by the guest */ | |
1165 | if (!(svm->nmi_singlestep_guest_rflags & X86_EFLAGS_TF)) | |
1166 | svm->vmcb->save.rflags &= ~X86_EFLAGS_TF; | |
1167 | if (!(svm->nmi_singlestep_guest_rflags & X86_EFLAGS_RF)) | |
1168 | svm->vmcb->save.rflags &= ~X86_EFLAGS_RF; | |
1169 | } | |
4aebd0e9 LP |
1170 | } |
1171 | ||
5881f737 | 1172 | /* Note: |
81811c16 | 1173 | * This hash table is used to map VM_ID to a struct kvm_svm, |
5881f737 SS |
1174 | * when handling AMD IOMMU GALOG notification to schedule in |
1175 | * a particular vCPU. | |
1176 | */ | |
1177 | #define SVM_VM_DATA_HASH_BITS 8 | |
681bcea8 | 1178 | static DEFINE_HASHTABLE(svm_vm_data_hash, SVM_VM_DATA_HASH_BITS); |
3f0d4db7 DV |
1179 | static u32 next_vm_id = 0; |
1180 | static bool next_vm_id_wrapped = 0; | |
681bcea8 | 1181 | static DEFINE_SPINLOCK(svm_vm_data_hash_lock); |
5881f737 SS |
1182 | |
1183 | /* Note: | |
1184 | * This function is called from IOMMU driver to notify | |
1185 | * SVM to schedule in a particular vCPU of a particular VM. | |
1186 | */ | |
1187 | static int avic_ga_log_notifier(u32 ga_tag) | |
1188 | { | |
1189 | unsigned long flags; | |
81811c16 | 1190 | struct kvm_svm *kvm_svm; |
5881f737 SS |
1191 | struct kvm_vcpu *vcpu = NULL; |
1192 | u32 vm_id = AVIC_GATAG_TO_VMID(ga_tag); | |
1193 | u32 vcpu_id = AVIC_GATAG_TO_VCPUID(ga_tag); | |
1194 | ||
1195 | pr_debug("SVM: %s: vm_id=%#x, vcpu_id=%#x\n", __func__, vm_id, vcpu_id); | |
1196 | ||
1197 | spin_lock_irqsave(&svm_vm_data_hash_lock, flags); | |
81811c16 SC |
1198 | hash_for_each_possible(svm_vm_data_hash, kvm_svm, hnode, vm_id) { |
1199 | if (kvm_svm->avic_vm_id != vm_id) | |
5881f737 | 1200 | continue; |
81811c16 | 1201 | vcpu = kvm_get_vcpu_by_id(&kvm_svm->kvm, vcpu_id); |
5881f737 SS |
1202 | break; |
1203 | } | |
1204 | spin_unlock_irqrestore(&svm_vm_data_hash_lock, flags); | |
1205 | ||
5881f737 SS |
1206 | /* Note: |
1207 | * At this point, the IOMMU should have already set the pending | |
1208 | * bit in the vAPIC backing page. So, we just need to schedule | |
1209 | * in the vcpu. | |
1210 | */ | |
1cf53587 | 1211 | if (vcpu) |
5881f737 SS |
1212 | kvm_vcpu_wake_up(vcpu); |
1213 | ||
1214 | return 0; | |
1215 | } | |
1216 | ||
e9df0942 BS |
1217 | static __init int sev_hardware_setup(void) |
1218 | { | |
1219 | struct sev_user_data_status *status; | |
1220 | int rc; | |
1221 | ||
1222 | /* Maximum number of encrypted guests supported simultaneously */ | |
1223 | max_sev_asid = cpuid_ecx(0x8000001F); | |
1224 | ||
1225 | if (!max_sev_asid) | |
1226 | return 1; | |
1227 | ||
1654efcb BS |
1228 | /* Minimum ASID value that should be used for SEV guest */ |
1229 | min_sev_asid = cpuid_edx(0x8000001F); | |
1230 | ||
1231 | /* Initialize SEV ASID bitmap */ | |
a101c9d6 | 1232 | sev_asid_bitmap = bitmap_zalloc(max_sev_asid, GFP_KERNEL); |
1654efcb BS |
1233 | if (!sev_asid_bitmap) |
1234 | return 1; | |
1235 | ||
e9df0942 BS |
1236 | status = kmalloc(sizeof(*status), GFP_KERNEL); |
1237 | if (!status) | |
1238 | return 1; | |
1239 | ||
1240 | /* | |
1241 | * Check SEV platform status. | |
1242 | * | |
1243 | * PLATFORM_STATUS can be called in any state, if we failed to query | |
1244 | * the PLATFORM status then either PSP firmware does not support SEV | |
1245 | * feature or SEV firmware is dead. | |
1246 | */ | |
1247 | rc = sev_platform_status(status, NULL); | |
1248 | if (rc) | |
1249 | goto err; | |
1250 | ||
1251 | pr_info("SEV supported\n"); | |
1252 | ||
1253 | err: | |
1254 | kfree(status); | |
1255 | return rc; | |
1256 | } | |
1257 | ||
8566ac8b BM |
1258 | static void grow_ple_window(struct kvm_vcpu *vcpu) |
1259 | { | |
1260 | struct vcpu_svm *svm = to_svm(vcpu); | |
1261 | struct vmcb_control_area *control = &svm->vmcb->control; | |
1262 | int old = control->pause_filter_count; | |
1263 | ||
1264 | control->pause_filter_count = __grow_ple_window(old, | |
1265 | pause_filter_count, | |
1266 | pause_filter_count_grow, | |
1267 | pause_filter_count_max); | |
1268 | ||
4f75bcc3 | 1269 | if (control->pause_filter_count != old) { |
8566ac8b | 1270 | mark_dirty(svm->vmcb, VMCB_INTERCEPTS); |
4f75bcc3 PX |
1271 | trace_kvm_ple_window_update(vcpu->vcpu_id, |
1272 | control->pause_filter_count, old); | |
1273 | } | |
8566ac8b BM |
1274 | } |
1275 | ||
1276 | static void shrink_ple_window(struct kvm_vcpu *vcpu) | |
1277 | { | |
1278 | struct vcpu_svm *svm = to_svm(vcpu); | |
1279 | struct vmcb_control_area *control = &svm->vmcb->control; | |
1280 | int old = control->pause_filter_count; | |
1281 | ||
1282 | control->pause_filter_count = | |
1283 | __shrink_ple_window(old, | |
1284 | pause_filter_count, | |
1285 | pause_filter_count_shrink, | |
1286 | pause_filter_count); | |
4f75bcc3 | 1287 | if (control->pause_filter_count != old) { |
8566ac8b | 1288 | mark_dirty(svm->vmcb, VMCB_INTERCEPTS); |
4f75bcc3 PX |
1289 | trace_kvm_ple_window_update(vcpu->vcpu_id, |
1290 | control->pause_filter_count, old); | |
1291 | } | |
8566ac8b BM |
1292 | } |
1293 | ||
6aa8b732 AK |
1294 | static __init int svm_hardware_setup(void) |
1295 | { | |
1296 | int cpu; | |
1297 | struct page *iopm_pages; | |
f65c229c | 1298 | void *iopm_va; |
6aa8b732 AK |
1299 | int r; |
1300 | ||
6aa8b732 AK |
1301 | iopm_pages = alloc_pages(GFP_KERNEL, IOPM_ALLOC_ORDER); |
1302 | ||
1303 | if (!iopm_pages) | |
1304 | return -ENOMEM; | |
c8681339 AL |
1305 | |
1306 | iopm_va = page_address(iopm_pages); | |
1307 | memset(iopm_va, 0xff, PAGE_SIZE * (1 << IOPM_ALLOC_ORDER)); | |
6aa8b732 AK |
1308 | iopm_base = page_to_pfn(iopm_pages) << PAGE_SHIFT; |
1309 | ||
323c3d80 JR |
1310 | init_msrpm_offsets(); |
1311 | ||
50a37eb4 JR |
1312 | if (boot_cpu_has(X86_FEATURE_NX)) |
1313 | kvm_enable_efer_bits(EFER_NX); | |
1314 | ||
1b2fd70c AG |
1315 | if (boot_cpu_has(X86_FEATURE_FXSR_OPT)) |
1316 | kvm_enable_efer_bits(EFER_FFXSR); | |
1317 | ||
92a1f12d | 1318 | if (boot_cpu_has(X86_FEATURE_TSCRATEMSR)) { |
92a1f12d | 1319 | kvm_has_tsc_control = true; |
bc9b961b HZ |
1320 | kvm_max_tsc_scaling_ratio = TSC_RATIO_MAX; |
1321 | kvm_tsc_scaling_ratio_frac_bits = 32; | |
92a1f12d JR |
1322 | } |
1323 | ||
8566ac8b BM |
1324 | /* Check for pause filtering support */ |
1325 | if (!boot_cpu_has(X86_FEATURE_PAUSEFILTER)) { | |
1326 | pause_filter_count = 0; | |
1327 | pause_filter_thresh = 0; | |
1328 | } else if (!boot_cpu_has(X86_FEATURE_PFTHRESHOLD)) { | |
1329 | pause_filter_thresh = 0; | |
1330 | } | |
1331 | ||
236de055 AG |
1332 | if (nested) { |
1333 | printk(KERN_INFO "kvm: Nested Virtualization enabled\n"); | |
eec4b140 | 1334 | kvm_enable_efer_bits(EFER_SVME | EFER_LMSLE); |
236de055 AG |
1335 | } |
1336 | ||
e9df0942 BS |
1337 | if (sev) { |
1338 | if (boot_cpu_has(X86_FEATURE_SEV) && | |
1339 | IS_ENABLED(CONFIG_KVM_AMD_SEV)) { | |
1340 | r = sev_hardware_setup(); | |
1341 | if (r) | |
1342 | sev = false; | |
1343 | } else { | |
1344 | sev = false; | |
1345 | } | |
1346 | } | |
1347 | ||
3230bb47 | 1348 | for_each_possible_cpu(cpu) { |
6aa8b732 AK |
1349 | r = svm_cpu_init(cpu); |
1350 | if (r) | |
f65c229c | 1351 | goto err; |
6aa8b732 | 1352 | } |
33bd6a0b | 1353 | |
2a6b20b8 | 1354 | if (!boot_cpu_has(X86_FEATURE_NPT)) |
e3da3acd JR |
1355 | npt_enabled = false; |
1356 | ||
6c7dac72 JR |
1357 | if (npt_enabled && !npt) { |
1358 | printk(KERN_INFO "kvm: Nested Paging disabled\n"); | |
1359 | npt_enabled = false; | |
1360 | } | |
1361 | ||
18552672 | 1362 | if (npt_enabled) { |
e3da3acd | 1363 | printk(KERN_INFO "kvm: Nested Paging enabled\n"); |
18552672 | 1364 | kvm_enable_tdp(); |
5f4cb662 JR |
1365 | } else |
1366 | kvm_disable_tdp(); | |
e3da3acd | 1367 | |
d647eb63 PB |
1368 | if (nrips) { |
1369 | if (!boot_cpu_has(X86_FEATURE_NRIPS)) | |
1370 | nrips = false; | |
1371 | } | |
1372 | ||
5b8abf1f SS |
1373 | if (avic) { |
1374 | if (!npt_enabled || | |
1375 | !boot_cpu_has(X86_FEATURE_AVIC) || | |
5881f737 | 1376 | !IS_ENABLED(CONFIG_X86_LOCAL_APIC)) { |
5b8abf1f | 1377 | avic = false; |
5881f737 | 1378 | } else { |
5b8abf1f | 1379 | pr_info("AVIC enabled\n"); |
5881f737 | 1380 | |
5881f737 SS |
1381 | amd_iommu_register_ga_log_notifier(&avic_ga_log_notifier); |
1382 | } | |
5b8abf1f | 1383 | } |
44a95dae | 1384 | |
89c8a498 JN |
1385 | if (vls) { |
1386 | if (!npt_enabled || | |
5442c269 | 1387 | !boot_cpu_has(X86_FEATURE_V_VMSAVE_VMLOAD) || |
89c8a498 JN |
1388 | !IS_ENABLED(CONFIG_X86_64)) { |
1389 | vls = false; | |
1390 | } else { | |
1391 | pr_info("Virtual VMLOAD VMSAVE supported\n"); | |
1392 | } | |
1393 | } | |
1394 | ||
640bd6e5 JN |
1395 | if (vgif) { |
1396 | if (!boot_cpu_has(X86_FEATURE_VGIF)) | |
1397 | vgif = false; | |
1398 | else | |
1399 | pr_info("Virtual GIF supported\n"); | |
1400 | } | |
1401 | ||
6aa8b732 AK |
1402 | return 0; |
1403 | ||
f65c229c | 1404 | err: |
6aa8b732 AK |
1405 | __free_pages(iopm_pages, IOPM_ALLOC_ORDER); |
1406 | iopm_base = 0; | |
1407 | return r; | |
1408 | } | |
1409 | ||
1410 | static __exit void svm_hardware_unsetup(void) | |
1411 | { | |
0da1db75 JR |
1412 | int cpu; |
1413 | ||
1654efcb | 1414 | if (svm_sev_enabled()) |
a101c9d6 | 1415 | bitmap_free(sev_asid_bitmap); |
1654efcb | 1416 | |
3230bb47 | 1417 | for_each_possible_cpu(cpu) |
0da1db75 JR |
1418 | svm_cpu_uninit(cpu); |
1419 | ||
6aa8b732 | 1420 | __free_pages(pfn_to_page(iopm_base >> PAGE_SHIFT), IOPM_ALLOC_ORDER); |
f65c229c | 1421 | iopm_base = 0; |
6aa8b732 AK |
1422 | } |
1423 | ||
1424 | static void init_seg(struct vmcb_seg *seg) | |
1425 | { | |
1426 | seg->selector = 0; | |
1427 | seg->attrib = SVM_SELECTOR_P_MASK | SVM_SELECTOR_S_MASK | | |
e0231715 | 1428 | SVM_SELECTOR_WRITE_MASK; /* Read/Write Data Segment */ |
6aa8b732 AK |
1429 | seg->limit = 0xffff; |
1430 | seg->base = 0; | |
1431 | } | |
1432 | ||
1433 | static void init_sys_seg(struct vmcb_seg *seg, uint32_t type) | |
1434 | { | |
1435 | seg->selector = 0; | |
1436 | seg->attrib = SVM_SELECTOR_P_MASK | type; | |
1437 | seg->limit = 0xffff; | |
1438 | seg->base = 0; | |
1439 | } | |
1440 | ||
e79f245d KA |
1441 | static u64 svm_read_l1_tsc_offset(struct kvm_vcpu *vcpu) |
1442 | { | |
1443 | struct vcpu_svm *svm = to_svm(vcpu); | |
1444 | ||
1445 | if (is_guest_mode(vcpu)) | |
1446 | return svm->nested.hsave->control.tsc_offset; | |
1447 | ||
1448 | return vcpu->arch.tsc_offset; | |
1449 | } | |
1450 | ||
326e7425 | 1451 | static u64 svm_write_l1_tsc_offset(struct kvm_vcpu *vcpu, u64 offset) |
f4e1b3c8 ZA |
1452 | { |
1453 | struct vcpu_svm *svm = to_svm(vcpu); | |
1454 | u64 g_tsc_offset = 0; | |
1455 | ||
2030753d | 1456 | if (is_guest_mode(vcpu)) { |
e79f245d | 1457 | /* Write L1's TSC offset. */ |
f4e1b3c8 ZA |
1458 | g_tsc_offset = svm->vmcb->control.tsc_offset - |
1459 | svm->nested.hsave->control.tsc_offset; | |
1460 | svm->nested.hsave->control.tsc_offset = offset; | |
45c3af97 PB |
1461 | } |
1462 | ||
1463 | trace_kvm_write_tsc_offset(vcpu->vcpu_id, | |
1464 | svm->vmcb->control.tsc_offset - g_tsc_offset, | |
1465 | offset); | |
f4e1b3c8 ZA |
1466 | |
1467 | svm->vmcb->control.tsc_offset = offset + g_tsc_offset; | |
116a0a23 JR |
1468 | |
1469 | mark_dirty(svm->vmcb, VMCB_INTERCEPTS); | |
326e7425 | 1470 | return svm->vmcb->control.tsc_offset; |
f4e1b3c8 ZA |
1471 | } |
1472 | ||
44a95dae SS |
1473 | static void avic_init_vmcb(struct vcpu_svm *svm) |
1474 | { | |
1475 | struct vmcb *vmcb = svm->vmcb; | |
81811c16 | 1476 | struct kvm_svm *kvm_svm = to_kvm_svm(svm->vcpu.kvm); |
d0ec49d4 | 1477 | phys_addr_t bpa = __sme_set(page_to_phys(svm->avic_backing_page)); |
81811c16 SC |
1478 | phys_addr_t lpa = __sme_set(page_to_phys(kvm_svm->avic_logical_id_table_page)); |
1479 | phys_addr_t ppa = __sme_set(page_to_phys(kvm_svm->avic_physical_id_table_page)); | |
44a95dae SS |
1480 | |
1481 | vmcb->control.avic_backing_page = bpa & AVIC_HPA_MASK; | |
1482 | vmcb->control.avic_logical_id = lpa & AVIC_HPA_MASK; | |
1483 | vmcb->control.avic_physical_id = ppa & AVIC_HPA_MASK; | |
1484 | vmcb->control.avic_physical_id |= AVIC_MAX_PHYSICAL_ID_COUNT; | |
1485 | vmcb->control.int_ctl |= AVIC_ENABLE_MASK; | |
44a95dae SS |
1486 | } |
1487 | ||
5690891b | 1488 | static void init_vmcb(struct vcpu_svm *svm) |
6aa8b732 | 1489 | { |
e6101a96 JR |
1490 | struct vmcb_control_area *control = &svm->vmcb->control; |
1491 | struct vmcb_save_area *save = &svm->vmcb->save; | |
6aa8b732 | 1492 | |
4ee546b4 | 1493 | svm->vcpu.arch.hflags = 0; |
bff78274 | 1494 | |
4ee546b4 RJ |
1495 | set_cr_intercept(svm, INTERCEPT_CR0_READ); |
1496 | set_cr_intercept(svm, INTERCEPT_CR3_READ); | |
1497 | set_cr_intercept(svm, INTERCEPT_CR4_READ); | |
1498 | set_cr_intercept(svm, INTERCEPT_CR0_WRITE); | |
1499 | set_cr_intercept(svm, INTERCEPT_CR3_WRITE); | |
1500 | set_cr_intercept(svm, INTERCEPT_CR4_WRITE); | |
3bbf3565 SS |
1501 | if (!kvm_vcpu_apicv_active(&svm->vcpu)) |
1502 | set_cr_intercept(svm, INTERCEPT_CR8_WRITE); | |
6aa8b732 | 1503 | |
5315c716 | 1504 | set_dr_intercepts(svm); |
6aa8b732 | 1505 | |
18c918c5 JR |
1506 | set_exception_intercept(svm, PF_VECTOR); |
1507 | set_exception_intercept(svm, UD_VECTOR); | |
1508 | set_exception_intercept(svm, MC_VECTOR); | |
54a20552 | 1509 | set_exception_intercept(svm, AC_VECTOR); |
cbdb967a | 1510 | set_exception_intercept(svm, DB_VECTOR); |
9718420e LA |
1511 | /* |
1512 | * Guest access to VMware backdoor ports could legitimately | |
1513 | * trigger #GP because of TSS I/O permission bitmap. | |
1514 | * We intercept those #GP and allow access to them anyway | |
1515 | * as VMware does. | |
1516 | */ | |
1517 | if (enable_vmware_backdoor) | |
1518 | set_exception_intercept(svm, GP_VECTOR); | |
6aa8b732 | 1519 | |
8a05a1b8 JR |
1520 | set_intercept(svm, INTERCEPT_INTR); |
1521 | set_intercept(svm, INTERCEPT_NMI); | |
1522 | set_intercept(svm, INTERCEPT_SMI); | |
1523 | set_intercept(svm, INTERCEPT_SELECTIVE_CR0); | |
332b56e4 | 1524 | set_intercept(svm, INTERCEPT_RDPMC); |
8a05a1b8 JR |
1525 | set_intercept(svm, INTERCEPT_CPUID); |
1526 | set_intercept(svm, INTERCEPT_INVD); | |
8a05a1b8 JR |
1527 | set_intercept(svm, INTERCEPT_INVLPG); |
1528 | set_intercept(svm, INTERCEPT_INVLPGA); | |
1529 | set_intercept(svm, INTERCEPT_IOIO_PROT); | |
1530 | set_intercept(svm, INTERCEPT_MSR_PROT); | |
1531 | set_intercept(svm, INTERCEPT_TASK_SWITCH); | |
1532 | set_intercept(svm, INTERCEPT_SHUTDOWN); | |
1533 | set_intercept(svm, INTERCEPT_VMRUN); | |
1534 | set_intercept(svm, INTERCEPT_VMMCALL); | |
1535 | set_intercept(svm, INTERCEPT_VMLOAD); | |
1536 | set_intercept(svm, INTERCEPT_VMSAVE); | |
1537 | set_intercept(svm, INTERCEPT_STGI); | |
1538 | set_intercept(svm, INTERCEPT_CLGI); | |
1539 | set_intercept(svm, INTERCEPT_SKINIT); | |
1540 | set_intercept(svm, INTERCEPT_WBINVD); | |
81dd35d4 | 1541 | set_intercept(svm, INTERCEPT_XSETBV); |
7607b717 | 1542 | set_intercept(svm, INTERCEPT_RSM); |
6aa8b732 | 1543 | |
4d5422ce | 1544 | if (!kvm_mwait_in_guest(svm->vcpu.kvm)) { |
668fffa3 MT |
1545 | set_intercept(svm, INTERCEPT_MONITOR); |
1546 | set_intercept(svm, INTERCEPT_MWAIT); | |
1547 | } | |
1548 | ||
caa057a2 WL |
1549 | if (!kvm_hlt_in_guest(svm->vcpu.kvm)) |
1550 | set_intercept(svm, INTERCEPT_HLT); | |
1551 | ||
d0ec49d4 TL |
1552 | control->iopm_base_pa = __sme_set(iopm_base); |
1553 | control->msrpm_base_pa = __sme_set(__pa(svm->msrpm)); | |
6aa8b732 AK |
1554 | control->int_ctl = V_INTR_MASKING_MASK; |
1555 | ||
1556 | init_seg(&save->es); | |
1557 | init_seg(&save->ss); | |
1558 | init_seg(&save->ds); | |
1559 | init_seg(&save->fs); | |
1560 | init_seg(&save->gs); | |
1561 | ||
1562 | save->cs.selector = 0xf000; | |
04b66839 | 1563 | save->cs.base = 0xffff0000; |
6aa8b732 AK |
1564 | /* Executable/Readable Code Segment */ |
1565 | save->cs.attrib = SVM_SELECTOR_READ_MASK | SVM_SELECTOR_P_MASK | | |
1566 | SVM_SELECTOR_S_MASK | SVM_SELECTOR_CODE_MASK; | |
1567 | save->cs.limit = 0xffff; | |
6aa8b732 AK |
1568 | |
1569 | save->gdtr.limit = 0xffff; | |
1570 | save->idtr.limit = 0xffff; | |
1571 | ||
1572 | init_sys_seg(&save->ldtr, SEG_TYPE_LDT); | |
1573 | init_sys_seg(&save->tr, SEG_TYPE_BUSY_TSS16); | |
1574 | ||
5690891b | 1575 | svm_set_efer(&svm->vcpu, 0); |
d77c26fc | 1576 | save->dr6 = 0xffff0ff0; |
f6e78475 | 1577 | kvm_set_rflags(&svm->vcpu, 2); |
6aa8b732 | 1578 | save->rip = 0x0000fff0; |
5fdbf976 | 1579 | svm->vcpu.arch.regs[VCPU_REGS_RIP] = save->rip; |
6aa8b732 | 1580 | |
e0231715 | 1581 | /* |
18fa000a | 1582 | * svm_set_cr0() sets PG and WP and clears NW and CD on save->cr0. |
d28bc9dd | 1583 | * It also updates the guest-visible cr0 value. |
6aa8b732 | 1584 | */ |
79a8059d | 1585 | svm_set_cr0(&svm->vcpu, X86_CR0_NW | X86_CR0_CD | X86_CR0_ET); |
ebae871a | 1586 | kvm_mmu_reset_context(&svm->vcpu); |
18fa000a | 1587 | |
66aee91a | 1588 | save->cr4 = X86_CR4_PAE; |
6aa8b732 | 1589 | /* rdx = ?? */ |
709ddebf JR |
1590 | |
1591 | if (npt_enabled) { | |
1592 | /* Setup VMCB for Nested Paging */ | |
cea3a19b | 1593 | control->nested_ctl |= SVM_NESTED_CTL_NP_ENABLE; |
8a05a1b8 | 1594 | clr_intercept(svm, INTERCEPT_INVLPG); |
18c918c5 | 1595 | clr_exception_intercept(svm, PF_VECTOR); |
4ee546b4 RJ |
1596 | clr_cr_intercept(svm, INTERCEPT_CR3_READ); |
1597 | clr_cr_intercept(svm, INTERCEPT_CR3_WRITE); | |
74545705 | 1598 | save->g_pat = svm->vcpu.arch.pat; |
709ddebf JR |
1599 | save->cr3 = 0; |
1600 | save->cr4 = 0; | |
1601 | } | |
f40f6a45 | 1602 | svm->asid_generation = 0; |
1371d904 | 1603 | |
e6aa9abd | 1604 | svm->nested.vmcb = 0; |
2af9194d JR |
1605 | svm->vcpu.arch.hflags = 0; |
1606 | ||
8566ac8b BM |
1607 | if (pause_filter_count) { |
1608 | control->pause_filter_count = pause_filter_count; | |
1609 | if (pause_filter_thresh) | |
1610 | control->pause_filter_thresh = pause_filter_thresh; | |
8a05a1b8 | 1611 | set_intercept(svm, INTERCEPT_PAUSE); |
8566ac8b BM |
1612 | } else { |
1613 | clr_intercept(svm, INTERCEPT_PAUSE); | |
565d0998 ML |
1614 | } |
1615 | ||
67034bb9 | 1616 | if (kvm_vcpu_apicv_active(&svm->vcpu)) |
44a95dae SS |
1617 | avic_init_vmcb(svm); |
1618 | ||
89c8a498 JN |
1619 | /* |
1620 | * If hardware supports Virtual VMLOAD VMSAVE then enable it | |
1621 | * in VMCB and clear intercepts to avoid #VMEXIT. | |
1622 | */ | |
1623 | if (vls) { | |
1624 | clr_intercept(svm, INTERCEPT_VMLOAD); | |
1625 | clr_intercept(svm, INTERCEPT_VMSAVE); | |
1626 | svm->vmcb->control.virt_ext |= VIRTUAL_VMLOAD_VMSAVE_ENABLE_MASK; | |
1627 | } | |
1628 | ||
640bd6e5 JN |
1629 | if (vgif) { |
1630 | clr_intercept(svm, INTERCEPT_STGI); | |
1631 | clr_intercept(svm, INTERCEPT_CLGI); | |
1632 | svm->vmcb->control.int_ctl |= V_GIF_ENABLE_MASK; | |
1633 | } | |
1634 | ||
35c6f649 | 1635 | if (sev_guest(svm->vcpu.kvm)) { |
1654efcb | 1636 | svm->vmcb->control.nested_ctl |= SVM_NESTED_CTL_SEV_ENABLE; |
35c6f649 BS |
1637 | clr_exception_intercept(svm, UD_VECTOR); |
1638 | } | |
1654efcb | 1639 | |
8d28fec4 RJ |
1640 | mark_all_dirty(svm->vmcb); |
1641 | ||
2af9194d | 1642 | enable_gif(svm); |
44a95dae SS |
1643 | |
1644 | } | |
1645 | ||
d3e7dec0 DC |
1646 | static u64 *avic_get_physical_id_entry(struct kvm_vcpu *vcpu, |
1647 | unsigned int index) | |
44a95dae SS |
1648 | { |
1649 | u64 *avic_physical_id_table; | |
81811c16 | 1650 | struct kvm_svm *kvm_svm = to_kvm_svm(vcpu->kvm); |
44a95dae SS |
1651 | |
1652 | if (index >= AVIC_MAX_PHYSICAL_ID_COUNT) | |
1653 | return NULL; | |
1654 | ||
81811c16 | 1655 | avic_physical_id_table = page_address(kvm_svm->avic_physical_id_table_page); |
44a95dae SS |
1656 | |
1657 | return &avic_physical_id_table[index]; | |
1658 | } | |
1659 | ||
1660 | /** | |
1661 | * Note: | |
1662 | * AVIC hardware walks the nested page table to check permissions, | |
1663 | * but does not use the SPA address specified in the leaf page | |
1664 | * table entry since it uses address in the AVIC_BACKING_PAGE pointer | |
1665 | * field of the VMCB. Therefore, we set up the | |
1666 | * APIC_ACCESS_PAGE_PRIVATE_MEMSLOT (4KB) here. | |
1667 | */ | |
1668 | static int avic_init_access_page(struct kvm_vcpu *vcpu) | |
1669 | { | |
1670 | struct kvm *kvm = vcpu->kvm; | |
30510387 | 1671 | int ret = 0; |
44a95dae | 1672 | |
30510387 | 1673 | mutex_lock(&kvm->slots_lock); |
44a95dae | 1674 | if (kvm->arch.apic_access_page_done) |
30510387 | 1675 | goto out; |
44a95dae | 1676 | |
30510387 WW |
1677 | ret = __x86_set_memory_region(kvm, |
1678 | APIC_ACCESS_PAGE_PRIVATE_MEMSLOT, | |
1679 | APIC_DEFAULT_PHYS_BASE, | |
1680 | PAGE_SIZE); | |
44a95dae | 1681 | if (ret) |
30510387 | 1682 | goto out; |
44a95dae SS |
1683 | |
1684 | kvm->arch.apic_access_page_done = true; | |
30510387 WW |
1685 | out: |
1686 | mutex_unlock(&kvm->slots_lock); | |
1687 | return ret; | |
44a95dae SS |
1688 | } |
1689 | ||
1690 | static int avic_init_backing_page(struct kvm_vcpu *vcpu) | |
1691 | { | |
1692 | int ret; | |
1693 | u64 *entry, new_entry; | |
1694 | int id = vcpu->vcpu_id; | |
1695 | struct vcpu_svm *svm = to_svm(vcpu); | |
1696 | ||
1697 | ret = avic_init_access_page(vcpu); | |
1698 | if (ret) | |
1699 | return ret; | |
1700 | ||
1701 | if (id >= AVIC_MAX_PHYSICAL_ID_COUNT) | |
1702 | return -EINVAL; | |
1703 | ||
1704 | if (!svm->vcpu.arch.apic->regs) | |
1705 | return -EINVAL; | |
1706 | ||
1707 | svm->avic_backing_page = virt_to_page(svm->vcpu.arch.apic->regs); | |
1708 | ||
1709 | /* Setting AVIC backing page address in the phy APIC ID table */ | |
1710 | entry = avic_get_physical_id_entry(vcpu, id); | |
1711 | if (!entry) | |
1712 | return -EINVAL; | |
1713 | ||
d0ec49d4 TL |
1714 | new_entry = __sme_set((page_to_phys(svm->avic_backing_page) & |
1715 | AVIC_PHYSICAL_ID_ENTRY_BACKING_PAGE_MASK) | | |
1716 | AVIC_PHYSICAL_ID_ENTRY_VALID_MASK); | |
44a95dae SS |
1717 | WRITE_ONCE(*entry, new_entry); |
1718 | ||
1719 | svm->avic_physical_id_cache = entry; | |
1720 | ||
1721 | return 0; | |
1722 | } | |
1723 | ||
1654efcb BS |
1724 | static void __sev_asid_free(int asid) |
1725 | { | |
70cd94e6 BS |
1726 | struct svm_cpu_data *sd; |
1727 | int cpu, pos; | |
1654efcb BS |
1728 | |
1729 | pos = asid - 1; | |
1730 | clear_bit(pos, sev_asid_bitmap); | |
70cd94e6 BS |
1731 | |
1732 | for_each_possible_cpu(cpu) { | |
1733 | sd = per_cpu(svm_data, cpu); | |
1734 | sd->sev_vmcbs[pos] = NULL; | |
1735 | } | |
1654efcb BS |
1736 | } |
1737 | ||
1738 | static void sev_asid_free(struct kvm *kvm) | |
1739 | { | |
81811c16 | 1740 | struct kvm_sev_info *sev = &to_kvm_svm(kvm)->sev_info; |
1654efcb BS |
1741 | |
1742 | __sev_asid_free(sev->asid); | |
1743 | } | |
1744 | ||
59414c98 BS |
1745 | static void sev_unbind_asid(struct kvm *kvm, unsigned int handle) |
1746 | { | |
1747 | struct sev_data_decommission *decommission; | |
1748 | struct sev_data_deactivate *data; | |
1749 | ||
1750 | if (!handle) | |
1751 | return; | |
1752 | ||
1753 | data = kzalloc(sizeof(*data), GFP_KERNEL); | |
1754 | if (!data) | |
1755 | return; | |
1756 | ||
1757 | /* deactivate handle */ | |
1758 | data->handle = handle; | |
1759 | sev_guest_deactivate(data, NULL); | |
1760 | ||
1761 | wbinvd_on_all_cpus(); | |
1762 | sev_guest_df_flush(NULL); | |
1763 | kfree(data); | |
1764 | ||
1765 | decommission = kzalloc(sizeof(*decommission), GFP_KERNEL); | |
1766 | if (!decommission) | |
1767 | return; | |
1768 | ||
1769 | /* decommission handle */ | |
1770 | decommission->handle = handle; | |
1771 | sev_guest_decommission(decommission, NULL); | |
1772 | ||
1773 | kfree(decommission); | |
1774 | } | |
1775 | ||
89c50580 BS |
1776 | static struct page **sev_pin_memory(struct kvm *kvm, unsigned long uaddr, |
1777 | unsigned long ulen, unsigned long *n, | |
1778 | int write) | |
1779 | { | |
81811c16 | 1780 | struct kvm_sev_info *sev = &to_kvm_svm(kvm)->sev_info; |
89c50580 BS |
1781 | unsigned long npages, npinned, size; |
1782 | unsigned long locked, lock_limit; | |
1783 | struct page **pages; | |
86bf20cb DC |
1784 | unsigned long first, last; |
1785 | ||
1786 | if (ulen == 0 || uaddr + ulen < uaddr) | |
1787 | return NULL; | |
89c50580 BS |
1788 | |
1789 | /* Calculate number of pages. */ | |
1790 | first = (uaddr & PAGE_MASK) >> PAGE_SHIFT; | |
1791 | last = ((uaddr + ulen - 1) & PAGE_MASK) >> PAGE_SHIFT; | |
1792 | npages = (last - first + 1); | |
1793 | ||
1794 | locked = sev->pages_locked + npages; | |
1795 | lock_limit = rlimit(RLIMIT_MEMLOCK) >> PAGE_SHIFT; | |
1796 | if (locked > lock_limit && !capable(CAP_IPC_LOCK)) { | |
1797 | pr_err("SEV: %lu locked pages exceed the lock limit of %lu.\n", locked, lock_limit); | |
1798 | return NULL; | |
1799 | } | |
1800 | ||
1801 | /* Avoid using vmalloc for smaller buffers. */ | |
1802 | size = npages * sizeof(struct page *); | |
1803 | if (size > PAGE_SIZE) | |
1ec69647 BG |
1804 | pages = __vmalloc(size, GFP_KERNEL_ACCOUNT | __GFP_ZERO, |
1805 | PAGE_KERNEL); | |
89c50580 | 1806 | else |
1ec69647 | 1807 | pages = kmalloc(size, GFP_KERNEL_ACCOUNT); |
89c50580 BS |
1808 | |
1809 | if (!pages) | |
1810 | return NULL; | |
1811 | ||
1812 | /* Pin the user virtual address. */ | |
73b0140b | 1813 | npinned = get_user_pages_fast(uaddr, npages, FOLL_WRITE, pages); |
89c50580 BS |
1814 | if (npinned != npages) { |
1815 | pr_err("SEV: Failure locking %lu pages.\n", npages); | |
1816 | goto err; | |
1817 | } | |
1818 | ||
1819 | *n = npages; | |
1820 | sev->pages_locked = locked; | |
1821 | ||
1822 | return pages; | |
1823 | ||
1824 | err: | |
1825 | if (npinned > 0) | |
1826 | release_pages(pages, npinned); | |
1827 | ||
1828 | kvfree(pages); | |
1829 | return NULL; | |
1830 | } | |
1831 | ||
1832 | static void sev_unpin_memory(struct kvm *kvm, struct page **pages, | |
1833 | unsigned long npages) | |
1834 | { | |
81811c16 | 1835 | struct kvm_sev_info *sev = &to_kvm_svm(kvm)->sev_info; |
89c50580 BS |
1836 | |
1837 | release_pages(pages, npages); | |
1838 | kvfree(pages); | |
1839 | sev->pages_locked -= npages; | |
1840 | } | |
1841 | ||
1842 | static void sev_clflush_pages(struct page *pages[], unsigned long npages) | |
1843 | { | |
1844 | uint8_t *page_virtual; | |
1845 | unsigned long i; | |
1846 | ||
1847 | if (npages == 0 || pages == NULL) | |
1848 | return; | |
1849 | ||
1850 | for (i = 0; i < npages; i++) { | |
1851 | page_virtual = kmap_atomic(pages[i]); | |
1852 | clflush_cache_range(page_virtual, PAGE_SIZE); | |
1853 | kunmap_atomic(page_virtual); | |
1854 | } | |
1855 | } | |
1856 | ||
1e80fdc0 BS |
1857 | static void __unregister_enc_region_locked(struct kvm *kvm, |
1858 | struct enc_region *region) | |
1859 | { | |
1860 | /* | |
1861 | * The guest may change the memory encryption attribute from C=0 -> C=1 | |
1862 | * or vice versa for this memory range. Lets make sure caches are | |
1863 | * flushed to ensure that guest data gets written into memory with | |
1864 | * correct C-bit. | |
1865 | */ | |
1866 | sev_clflush_pages(region->pages, region->npages); | |
1867 | ||
1868 | sev_unpin_memory(kvm, region->pages, region->npages); | |
1869 | list_del(®ion->list); | |
1870 | kfree(region); | |
1871 | } | |
1872 | ||
434a1e94 SC |
1873 | static struct kvm *svm_vm_alloc(void) |
1874 | { | |
1ec69647 BG |
1875 | struct kvm_svm *kvm_svm = __vmalloc(sizeof(struct kvm_svm), |
1876 | GFP_KERNEL_ACCOUNT | __GFP_ZERO, | |
1877 | PAGE_KERNEL); | |
81811c16 | 1878 | return &kvm_svm->kvm; |
434a1e94 SC |
1879 | } |
1880 | ||
1881 | static void svm_vm_free(struct kvm *kvm) | |
1882 | { | |
d1e5b0e9 | 1883 | vfree(to_kvm_svm(kvm)); |
434a1e94 SC |
1884 | } |
1885 | ||
1654efcb BS |
1886 | static void sev_vm_destroy(struct kvm *kvm) |
1887 | { | |
81811c16 | 1888 | struct kvm_sev_info *sev = &to_kvm_svm(kvm)->sev_info; |
1e80fdc0 BS |
1889 | struct list_head *head = &sev->regions_list; |
1890 | struct list_head *pos, *q; | |
59414c98 | 1891 | |
1654efcb BS |
1892 | if (!sev_guest(kvm)) |
1893 | return; | |
1894 | ||
1e80fdc0 BS |
1895 | mutex_lock(&kvm->lock); |
1896 | ||
1897 | /* | |
1898 | * if userspace was terminated before unregistering the memory regions | |
1899 | * then lets unpin all the registered memory. | |
1900 | */ | |
1901 | if (!list_empty(head)) { | |
1902 | list_for_each_safe(pos, q, head) { | |
1903 | __unregister_enc_region_locked(kvm, | |
1904 | list_entry(pos, struct enc_region, list)); | |
1905 | } | |
1906 | } | |
1907 | ||
1908 | mutex_unlock(&kvm->lock); | |
1909 | ||
59414c98 | 1910 | sev_unbind_asid(kvm, sev->handle); |
1654efcb BS |
1911 | sev_asid_free(kvm); |
1912 | } | |
1913 | ||
44a95dae SS |
1914 | static void avic_vm_destroy(struct kvm *kvm) |
1915 | { | |
5881f737 | 1916 | unsigned long flags; |
81811c16 | 1917 | struct kvm_svm *kvm_svm = to_kvm_svm(kvm); |
44a95dae | 1918 | |
3863dff0 DV |
1919 | if (!avic) |
1920 | return; | |
1921 | ||
81811c16 SC |
1922 | if (kvm_svm->avic_logical_id_table_page) |
1923 | __free_page(kvm_svm->avic_logical_id_table_page); | |
1924 | if (kvm_svm->avic_physical_id_table_page) | |
1925 | __free_page(kvm_svm->avic_physical_id_table_page); | |
5881f737 SS |
1926 | |
1927 | spin_lock_irqsave(&svm_vm_data_hash_lock, flags); | |
81811c16 | 1928 | hash_del(&kvm_svm->hnode); |
5881f737 | 1929 | spin_unlock_irqrestore(&svm_vm_data_hash_lock, flags); |
44a95dae SS |
1930 | } |
1931 | ||
1654efcb BS |
1932 | static void svm_vm_destroy(struct kvm *kvm) |
1933 | { | |
1934 | avic_vm_destroy(kvm); | |
1935 | sev_vm_destroy(kvm); | |
1936 | } | |
1937 | ||
44a95dae SS |
1938 | static int avic_vm_init(struct kvm *kvm) |
1939 | { | |
5881f737 | 1940 | unsigned long flags; |
3f0d4db7 | 1941 | int err = -ENOMEM; |
81811c16 SC |
1942 | struct kvm_svm *kvm_svm = to_kvm_svm(kvm); |
1943 | struct kvm_svm *k2; | |
44a95dae SS |
1944 | struct page *p_page; |
1945 | struct page *l_page; | |
3f0d4db7 | 1946 | u32 vm_id; |
44a95dae SS |
1947 | |
1948 | if (!avic) | |
1949 | return 0; | |
1950 | ||
1951 | /* Allocating physical APIC ID table (4KB) */ | |
1ec69647 | 1952 | p_page = alloc_page(GFP_KERNEL_ACCOUNT); |
44a95dae SS |
1953 | if (!p_page) |
1954 | goto free_avic; | |
1955 | ||
81811c16 | 1956 | kvm_svm->avic_physical_id_table_page = p_page; |
44a95dae SS |
1957 | clear_page(page_address(p_page)); |
1958 | ||
1959 | /* Allocating logical APIC ID table (4KB) */ | |
1ec69647 | 1960 | l_page = alloc_page(GFP_KERNEL_ACCOUNT); |
44a95dae SS |
1961 | if (!l_page) |
1962 | goto free_avic; | |
1963 | ||
81811c16 | 1964 | kvm_svm->avic_logical_id_table_page = l_page; |
44a95dae SS |
1965 | clear_page(page_address(l_page)); |
1966 | ||
5881f737 | 1967 | spin_lock_irqsave(&svm_vm_data_hash_lock, flags); |
3f0d4db7 DV |
1968 | again: |
1969 | vm_id = next_vm_id = (next_vm_id + 1) & AVIC_VM_ID_MASK; | |
1970 | if (vm_id == 0) { /* id is 1-based, zero is not okay */ | |
1971 | next_vm_id_wrapped = 1; | |
1972 | goto again; | |
1973 | } | |
1974 | /* Is it still in use? Only possible if wrapped at least once */ | |
1975 | if (next_vm_id_wrapped) { | |
81811c16 SC |
1976 | hash_for_each_possible(svm_vm_data_hash, k2, hnode, vm_id) { |
1977 | if (k2->avic_vm_id == vm_id) | |
3f0d4db7 DV |
1978 | goto again; |
1979 | } | |
1980 | } | |
81811c16 SC |
1981 | kvm_svm->avic_vm_id = vm_id; |
1982 | hash_add(svm_vm_data_hash, &kvm_svm->hnode, kvm_svm->avic_vm_id); | |
5881f737 SS |
1983 | spin_unlock_irqrestore(&svm_vm_data_hash_lock, flags); |
1984 | ||
44a95dae SS |
1985 | return 0; |
1986 | ||
1987 | free_avic: | |
1988 | avic_vm_destroy(kvm); | |
1989 | return err; | |
6aa8b732 AK |
1990 | } |
1991 | ||
411b44ba SS |
1992 | static inline int |
1993 | avic_update_iommu_vcpu_affinity(struct kvm_vcpu *vcpu, int cpu, bool r) | |
8221c137 | 1994 | { |
411b44ba SS |
1995 | int ret = 0; |
1996 | unsigned long flags; | |
1997 | struct amd_svm_iommu_ir *ir; | |
8221c137 SS |
1998 | struct vcpu_svm *svm = to_svm(vcpu); |
1999 | ||
411b44ba SS |
2000 | if (!kvm_arch_has_assigned_device(vcpu->kvm)) |
2001 | return 0; | |
8221c137 | 2002 | |
411b44ba SS |
2003 | /* |
2004 | * Here, we go through the per-vcpu ir_list to update all existing | |
2005 | * interrupt remapping table entry targeting this vcpu. | |
2006 | */ | |
2007 | spin_lock_irqsave(&svm->ir_list_lock, flags); | |
8221c137 | 2008 | |
411b44ba SS |
2009 | if (list_empty(&svm->ir_list)) |
2010 | goto out; | |
8221c137 | 2011 | |
411b44ba SS |
2012 | list_for_each_entry(ir, &svm->ir_list, node) { |
2013 | ret = amd_iommu_update_ga(cpu, r, ir->data); | |
2014 | if (ret) | |
2015 | break; | |
2016 | } | |
2017 | out: | |
2018 | spin_unlock_irqrestore(&svm->ir_list_lock, flags); | |
2019 | return ret; | |
8221c137 SS |
2020 | } |
2021 | ||
2022 | static void avic_vcpu_load(struct kvm_vcpu *vcpu, int cpu) | |
2023 | { | |
2024 | u64 entry; | |
2025 | /* ID = 0xff (broadcast), ID > 0xff (reserved) */ | |
7d669f50 | 2026 | int h_physical_id = kvm_cpu_get_apicid(cpu); |
8221c137 SS |
2027 | struct vcpu_svm *svm = to_svm(vcpu); |
2028 | ||
2029 | if (!kvm_vcpu_apicv_active(vcpu)) | |
2030 | return; | |
2031 | ||
c9bcd3e3 SS |
2032 | /* |
2033 | * Since the host physical APIC id is 8 bits, | |
2034 | * we can support host APIC ID upto 255. | |
2035 | */ | |
2036 | if (WARN_ON(h_physical_id > AVIC_PHYSICAL_ID_ENTRY_HOST_PHYSICAL_ID_MASK)) | |
8221c137 SS |
2037 | return; |
2038 | ||
2039 | entry = READ_ONCE(*(svm->avic_physical_id_cache)); | |
2040 | WARN_ON(entry & AVIC_PHYSICAL_ID_ENTRY_IS_RUNNING_MASK); | |
2041 | ||
2042 | entry &= ~AVIC_PHYSICAL_ID_ENTRY_HOST_PHYSICAL_ID_MASK; | |
2043 | entry |= (h_physical_id & AVIC_PHYSICAL_ID_ENTRY_HOST_PHYSICAL_ID_MASK); | |
2044 | ||
2045 | entry &= ~AVIC_PHYSICAL_ID_ENTRY_IS_RUNNING_MASK; | |
2046 | if (svm->avic_is_running) | |
2047 | entry |= AVIC_PHYSICAL_ID_ENTRY_IS_RUNNING_MASK; | |
2048 | ||
2049 | WRITE_ONCE(*(svm->avic_physical_id_cache), entry); | |
411b44ba SS |
2050 | avic_update_iommu_vcpu_affinity(vcpu, h_physical_id, |
2051 | svm->avic_is_running); | |
8221c137 SS |
2052 | } |
2053 | ||
2054 | static void avic_vcpu_put(struct kvm_vcpu *vcpu) | |
2055 | { | |
2056 | u64 entry; | |
2057 | struct vcpu_svm *svm = to_svm(vcpu); | |
2058 | ||
2059 | if (!kvm_vcpu_apicv_active(vcpu)) | |
2060 | return; | |
2061 | ||
2062 | entry = READ_ONCE(*(svm->avic_physical_id_cache)); | |
411b44ba SS |
2063 | if (entry & AVIC_PHYSICAL_ID_ENTRY_IS_RUNNING_MASK) |
2064 | avic_update_iommu_vcpu_affinity(vcpu, -1, 0); | |
2065 | ||
8221c137 SS |
2066 | entry &= ~AVIC_PHYSICAL_ID_ENTRY_IS_RUNNING_MASK; |
2067 | WRITE_ONCE(*(svm->avic_physical_id_cache), entry); | |
6aa8b732 AK |
2068 | } |
2069 | ||
411b44ba SS |
2070 | /** |
2071 | * This function is called during VCPU halt/unhalt. | |
2072 | */ | |
2073 | static void avic_set_running(struct kvm_vcpu *vcpu, bool is_run) | |
2074 | { | |
2075 | struct vcpu_svm *svm = to_svm(vcpu); | |
2076 | ||
2077 | svm->avic_is_running = is_run; | |
2078 | if (is_run) | |
2079 | avic_vcpu_load(vcpu, vcpu->cpu); | |
2080 | else | |
2081 | avic_vcpu_put(vcpu); | |
2082 | } | |
2083 | ||
d28bc9dd | 2084 | static void svm_vcpu_reset(struct kvm_vcpu *vcpu, bool init_event) |
04d2cc77 AK |
2085 | { |
2086 | struct vcpu_svm *svm = to_svm(vcpu); | |
66f7b72e JS |
2087 | u32 dummy; |
2088 | u32 eax = 1; | |
04d2cc77 | 2089 | |
518e7b94 | 2090 | vcpu->arch.microcode_version = 0x01000065; |
b2ac58f9 | 2091 | svm->spec_ctrl = 0; |
ccbcd267 | 2092 | svm->virt_spec_ctrl = 0; |
b2ac58f9 | 2093 | |
d28bc9dd NA |
2094 | if (!init_event) { |
2095 | svm->vcpu.arch.apic_base = APIC_DEFAULT_PHYS_BASE | | |
2096 | MSR_IA32_APICBASE_ENABLE; | |
2097 | if (kvm_vcpu_is_reset_bsp(&svm->vcpu)) | |
2098 | svm->vcpu.arch.apic_base |= MSR_IA32_APICBASE_BSP; | |
2099 | } | |
5690891b | 2100 | init_vmcb(svm); |
70433389 | 2101 | |
e911eb3b | 2102 | kvm_cpuid(vcpu, &eax, &dummy, &dummy, &dummy, true); |
de3cd117 | 2103 | kvm_rdx_write(vcpu, eax); |
44a95dae SS |
2104 | |
2105 | if (kvm_vcpu_apicv_active(vcpu) && !init_event) | |
2106 | avic_update_vapic_bar(svm, APIC_DEFAULT_PHYS_BASE); | |
04d2cc77 AK |
2107 | } |
2108 | ||
dfa20099 SS |
2109 | static int avic_init_vcpu(struct vcpu_svm *svm) |
2110 | { | |
2111 | int ret; | |
2112 | ||
67034bb9 | 2113 | if (!kvm_vcpu_apicv_active(&svm->vcpu)) |
dfa20099 SS |
2114 | return 0; |
2115 | ||
2116 | ret = avic_init_backing_page(&svm->vcpu); | |
2117 | if (ret) | |
2118 | return ret; | |
2119 | ||
2120 | INIT_LIST_HEAD(&svm->ir_list); | |
2121 | spin_lock_init(&svm->ir_list_lock); | |
98d90582 | 2122 | svm->dfr_reg = APIC_DFR_FLAT; |
dfa20099 SS |
2123 | |
2124 | return ret; | |
2125 | } | |
2126 | ||
fb3f0f51 | 2127 | static struct kvm_vcpu *svm_create_vcpu(struct kvm *kvm, unsigned int id) |
6aa8b732 | 2128 | { |
a2fa3e9f | 2129 | struct vcpu_svm *svm; |
6aa8b732 | 2130 | struct page *page; |
f65c229c | 2131 | struct page *msrpm_pages; |
b286d5d8 | 2132 | struct page *hsave_page; |
3d6368ef | 2133 | struct page *nested_msrpm_pages; |
fb3f0f51 | 2134 | int err; |
6aa8b732 | 2135 | |
12b58f4e SC |
2136 | BUILD_BUG_ON_MSG(offsetof(struct vcpu_svm, vcpu) != 0, |
2137 | "struct kvm_vcpu must be at offset 0 for arch usercopy region"); | |
2138 | ||
1ec69647 | 2139 | svm = kmem_cache_zalloc(kvm_vcpu_cache, GFP_KERNEL_ACCOUNT); |
fb3f0f51 RR |
2140 | if (!svm) { |
2141 | err = -ENOMEM; | |
2142 | goto out; | |
2143 | } | |
2144 | ||
d9a710e5 WL |
2145 | svm->vcpu.arch.user_fpu = kmem_cache_zalloc(x86_fpu_cache, |
2146 | GFP_KERNEL_ACCOUNT); | |
2147 | if (!svm->vcpu.arch.user_fpu) { | |
2148 | printk(KERN_ERR "kvm: failed to allocate kvm userspace's fpu\n"); | |
2149 | err = -ENOMEM; | |
2150 | goto free_partial_svm; | |
2151 | } | |
2152 | ||
1ec69647 BG |
2153 | svm->vcpu.arch.guest_fpu = kmem_cache_zalloc(x86_fpu_cache, |
2154 | GFP_KERNEL_ACCOUNT); | |
b666a4b6 MO |
2155 | if (!svm->vcpu.arch.guest_fpu) { |
2156 | printk(KERN_ERR "kvm: failed to allocate vcpu's fpu\n"); | |
2157 | err = -ENOMEM; | |
d9a710e5 | 2158 | goto free_user_fpu; |
b666a4b6 MO |
2159 | } |
2160 | ||
fb3f0f51 RR |
2161 | err = kvm_vcpu_init(&svm->vcpu, kvm, id); |
2162 | if (err) | |
2163 | goto free_svm; | |
2164 | ||
b7af4043 | 2165 | err = -ENOMEM; |
1ec69647 | 2166 | page = alloc_page(GFP_KERNEL_ACCOUNT); |
b7af4043 | 2167 | if (!page) |
fb3f0f51 | 2168 | goto uninit; |
6aa8b732 | 2169 | |
1ec69647 | 2170 | msrpm_pages = alloc_pages(GFP_KERNEL_ACCOUNT, MSRPM_ALLOC_ORDER); |
f65c229c | 2171 | if (!msrpm_pages) |
b7af4043 | 2172 | goto free_page1; |
3d6368ef | 2173 | |
1ec69647 | 2174 | nested_msrpm_pages = alloc_pages(GFP_KERNEL_ACCOUNT, MSRPM_ALLOC_ORDER); |
3d6368ef | 2175 | if (!nested_msrpm_pages) |
b7af4043 | 2176 | goto free_page2; |
f65c229c | 2177 | |
1ec69647 | 2178 | hsave_page = alloc_page(GFP_KERNEL_ACCOUNT); |
b286d5d8 | 2179 | if (!hsave_page) |
b7af4043 TY |
2180 | goto free_page3; |
2181 | ||
dfa20099 SS |
2182 | err = avic_init_vcpu(svm); |
2183 | if (err) | |
2184 | goto free_page4; | |
44a95dae | 2185 | |
8221c137 SS |
2186 | /* We initialize this flag to true to make sure that the is_running |
2187 | * bit would be set the first time the vcpu is loaded. | |
2188 | */ | |
2189 | svm->avic_is_running = true; | |
2190 | ||
e6aa9abd | 2191 | svm->nested.hsave = page_address(hsave_page); |
b286d5d8 | 2192 | |
b7af4043 TY |
2193 | svm->msrpm = page_address(msrpm_pages); |
2194 | svm_vcpu_init_msrpm(svm->msrpm); | |
2195 | ||
e6aa9abd | 2196 | svm->nested.msrpm = page_address(nested_msrpm_pages); |
323c3d80 | 2197 | svm_vcpu_init_msrpm(svm->nested.msrpm); |
3d6368ef | 2198 | |
a2fa3e9f GH |
2199 | svm->vmcb = page_address(page); |
2200 | clear_page(svm->vmcb); | |
d0ec49d4 | 2201 | svm->vmcb_pa = __sme_set(page_to_pfn(page) << PAGE_SHIFT); |
a2fa3e9f | 2202 | svm->asid_generation = 0; |
5690891b | 2203 | init_vmcb(svm); |
6aa8b732 | 2204 | |
2b036c6b BO |
2205 | svm_init_osvw(&svm->vcpu); |
2206 | ||
fb3f0f51 | 2207 | return &svm->vcpu; |
36241b8c | 2208 | |
44a95dae SS |
2209 | free_page4: |
2210 | __free_page(hsave_page); | |
b7af4043 TY |
2211 | free_page3: |
2212 | __free_pages(nested_msrpm_pages, MSRPM_ALLOC_ORDER); | |
2213 | free_page2: | |
2214 | __free_pages(msrpm_pages, MSRPM_ALLOC_ORDER); | |
2215 | free_page1: | |
2216 | __free_page(page); | |
fb3f0f51 RR |
2217 | uninit: |
2218 | kvm_vcpu_uninit(&svm->vcpu); | |
2219 | free_svm: | |
b666a4b6 | 2220 | kmem_cache_free(x86_fpu_cache, svm->vcpu.arch.guest_fpu); |
d9a710e5 WL |
2221 | free_user_fpu: |
2222 | kmem_cache_free(x86_fpu_cache, svm->vcpu.arch.user_fpu); | |
b666a4b6 | 2223 | free_partial_svm: |
a4770347 | 2224 | kmem_cache_free(kvm_vcpu_cache, svm); |
fb3f0f51 RR |
2225 | out: |
2226 | return ERR_PTR(err); | |
6aa8b732 AK |
2227 | } |
2228 | ||
fd65d314 JM |
2229 | static void svm_clear_current_vmcb(struct vmcb *vmcb) |
2230 | { | |
2231 | int i; | |
2232 | ||
2233 | for_each_online_cpu(i) | |
2234 | cmpxchg(&per_cpu(svm_data, i)->current_vmcb, vmcb, NULL); | |
2235 | } | |
2236 | ||
6aa8b732 AK |
2237 | static void svm_free_vcpu(struct kvm_vcpu *vcpu) |
2238 | { | |
a2fa3e9f GH |
2239 | struct vcpu_svm *svm = to_svm(vcpu); |
2240 | ||
fd65d314 JM |
2241 | /* |
2242 | * The vmcb page can be recycled, causing a false negative in | |
2243 | * svm_vcpu_load(). So, ensure that no logical CPU has this | |
2244 | * vmcb page recorded as its current vmcb. | |
2245 | */ | |
2246 | svm_clear_current_vmcb(svm->vmcb); | |
2247 | ||
d0ec49d4 | 2248 | __free_page(pfn_to_page(__sme_clr(svm->vmcb_pa) >> PAGE_SHIFT)); |
f65c229c | 2249 | __free_pages(virt_to_page(svm->msrpm), MSRPM_ALLOC_ORDER); |
e6aa9abd JR |
2250 | __free_page(virt_to_page(svm->nested.hsave)); |
2251 | __free_pages(virt_to_page(svm->nested.msrpm), MSRPM_ALLOC_ORDER); | |
fb3f0f51 | 2252 | kvm_vcpu_uninit(vcpu); |
d9a710e5 | 2253 | kmem_cache_free(x86_fpu_cache, svm->vcpu.arch.user_fpu); |
b666a4b6 | 2254 | kmem_cache_free(x86_fpu_cache, svm->vcpu.arch.guest_fpu); |
a4770347 | 2255 | kmem_cache_free(kvm_vcpu_cache, svm); |
6aa8b732 AK |
2256 | } |
2257 | ||
15ad7146 | 2258 | static void svm_vcpu_load(struct kvm_vcpu *vcpu, int cpu) |
6aa8b732 | 2259 | { |
a2fa3e9f | 2260 | struct vcpu_svm *svm = to_svm(vcpu); |
15d45071 | 2261 | struct svm_cpu_data *sd = per_cpu(svm_data, cpu); |
15ad7146 | 2262 | int i; |
0cc5064d | 2263 | |
0cc5064d | 2264 | if (unlikely(cpu != vcpu->cpu)) { |
4b656b12 | 2265 | svm->asid_generation = 0; |
8d28fec4 | 2266 | mark_all_dirty(svm->vmcb); |
0cc5064d | 2267 | } |
94dfbdb3 | 2268 | |
82ca2d10 AK |
2269 | #ifdef CONFIG_X86_64 |
2270 | rdmsrl(MSR_GS_BASE, to_svm(vcpu)->host.gs_base); | |
2271 | #endif | |
dacccfdd AK |
2272 | savesegment(fs, svm->host.fs); |
2273 | savesegment(gs, svm->host.gs); | |
2274 | svm->host.ldt = kvm_read_ldt(); | |
2275 | ||
94dfbdb3 | 2276 | for (i = 0; i < NR_HOST_SAVE_USER_MSRS; i++) |
a2fa3e9f | 2277 | rdmsrl(host_save_user_msrs[i], svm->host_user_msrs[i]); |
fbc0db76 | 2278 | |
ad721883 HZ |
2279 | if (static_cpu_has(X86_FEATURE_TSCRATEMSR)) { |
2280 | u64 tsc_ratio = vcpu->arch.tsc_scaling_ratio; | |
2281 | if (tsc_ratio != __this_cpu_read(current_tsc_ratio)) { | |
2282 | __this_cpu_write(current_tsc_ratio, tsc_ratio); | |
2283 | wrmsrl(MSR_AMD64_TSC_RATIO, tsc_ratio); | |
2284 | } | |
fbc0db76 | 2285 | } |
46896c73 PB |
2286 | /* This assumes that the kernel never uses MSR_TSC_AUX */ |
2287 | if (static_cpu_has(X86_FEATURE_RDTSCP)) | |
2288 | wrmsrl(MSR_TSC_AUX, svm->tsc_aux); | |
8221c137 | 2289 | |
15d45071 AR |
2290 | if (sd->current_vmcb != svm->vmcb) { |
2291 | sd->current_vmcb = svm->vmcb; | |
2292 | indirect_branch_prediction_barrier(); | |
2293 | } | |
8221c137 | 2294 | avic_vcpu_load(vcpu, cpu); |
6aa8b732 AK |
2295 | } |
2296 | ||
2297 | static void svm_vcpu_put(struct kvm_vcpu *vcpu) | |
2298 | { | |
a2fa3e9f | 2299 | struct vcpu_svm *svm = to_svm(vcpu); |
94dfbdb3 AL |
2300 | int i; |
2301 | ||
8221c137 SS |
2302 | avic_vcpu_put(vcpu); |
2303 | ||
e1beb1d3 | 2304 | ++vcpu->stat.host_state_reload; |
dacccfdd AK |
2305 | kvm_load_ldt(svm->host.ldt); |
2306 | #ifdef CONFIG_X86_64 | |
2307 | loadsegment(fs, svm->host.fs); | |
296f781a | 2308 | wrmsrl(MSR_KERNEL_GS_BASE, current->thread.gsbase); |
893a5ab6 | 2309 | load_gs_index(svm->host.gs); |
dacccfdd | 2310 | #else |
831ca609 | 2311 | #ifdef CONFIG_X86_32_LAZY_GS |
dacccfdd | 2312 | loadsegment(gs, svm->host.gs); |
831ca609 | 2313 | #endif |
dacccfdd | 2314 | #endif |
94dfbdb3 | 2315 | for (i = 0; i < NR_HOST_SAVE_USER_MSRS; i++) |
a2fa3e9f | 2316 | wrmsrl(host_save_user_msrs[i], svm->host_user_msrs[i]); |
6aa8b732 AK |
2317 | } |
2318 | ||
8221c137 SS |
2319 | static void svm_vcpu_blocking(struct kvm_vcpu *vcpu) |
2320 | { | |
2321 | avic_set_running(vcpu, false); | |
2322 | } | |
2323 | ||
2324 | static void svm_vcpu_unblocking(struct kvm_vcpu *vcpu) | |
2325 | { | |
2326 | avic_set_running(vcpu, true); | |
2327 | } | |
2328 | ||
6aa8b732 AK |
2329 | static unsigned long svm_get_rflags(struct kvm_vcpu *vcpu) |
2330 | { | |
9b611747 LP |
2331 | struct vcpu_svm *svm = to_svm(vcpu); |
2332 | unsigned long rflags = svm->vmcb->save.rflags; | |
2333 | ||
2334 | if (svm->nmi_singlestep) { | |
2335 | /* Hide our flags if they were not set by the guest */ | |
2336 | if (!(svm->nmi_singlestep_guest_rflags & X86_EFLAGS_TF)) | |
2337 | rflags &= ~X86_EFLAGS_TF; | |
2338 | if (!(svm->nmi_singlestep_guest_rflags & X86_EFLAGS_RF)) | |
2339 | rflags &= ~X86_EFLAGS_RF; | |
2340 | } | |
2341 | return rflags; | |
6aa8b732 AK |
2342 | } |
2343 | ||
2344 | static void svm_set_rflags(struct kvm_vcpu *vcpu, unsigned long rflags) | |
2345 | { | |
9b611747 LP |
2346 | if (to_svm(vcpu)->nmi_singlestep) |
2347 | rflags |= (X86_EFLAGS_TF | X86_EFLAGS_RF); | |
2348 | ||
ae9fedc7 | 2349 | /* |
bb3541f1 | 2350 | * Any change of EFLAGS.VM is accompanied by a reload of SS |
ae9fedc7 PB |
2351 | * (caused by either a task switch or an inter-privilege IRET), |
2352 | * so we do not need to update the CPL here. | |
2353 | */ | |
a2fa3e9f | 2354 | to_svm(vcpu)->vmcb->save.rflags = rflags; |
6aa8b732 AK |
2355 | } |
2356 | ||
6de4f3ad AK |
2357 | static void svm_cache_reg(struct kvm_vcpu *vcpu, enum kvm_reg reg) |
2358 | { | |
2359 | switch (reg) { | |
2360 | case VCPU_EXREG_PDPTR: | |
2361 | BUG_ON(!npt_enabled); | |
9f8fe504 | 2362 | load_pdptrs(vcpu, vcpu->arch.walk_mmu, kvm_read_cr3(vcpu)); |
6de4f3ad AK |
2363 | break; |
2364 | default: | |
2365 | BUG(); | |
2366 | } | |
2367 | } | |
2368 | ||
f0b85051 AG |
2369 | static void svm_set_vintr(struct vcpu_svm *svm) |
2370 | { | |
8a05a1b8 | 2371 | set_intercept(svm, INTERCEPT_VINTR); |
f0b85051 AG |
2372 | } |
2373 | ||
2374 | static void svm_clear_vintr(struct vcpu_svm *svm) | |
2375 | { | |
8a05a1b8 | 2376 | clr_intercept(svm, INTERCEPT_VINTR); |
f0b85051 AG |
2377 | } |
2378 | ||
6aa8b732 AK |
2379 | static struct vmcb_seg *svm_seg(struct kvm_vcpu *vcpu, int seg) |
2380 | { | |
a2fa3e9f | 2381 | struct vmcb_save_area *save = &to_svm(vcpu)->vmcb->save; |
6aa8b732 AK |
2382 | |
2383 | switch (seg) { | |
2384 | case VCPU_SREG_CS: return &save->cs; | |
2385 | case VCPU_SREG_DS: return &save->ds; | |
2386 | case VCPU_SREG_ES: return &save->es; | |
2387 | case VCPU_SREG_FS: return &save->fs; | |
2388 | case VCPU_SREG_GS: return &save->gs; | |
2389 | case VCPU_SREG_SS: return &save->ss; | |
2390 | case VCPU_SREG_TR: return &save->tr; | |
2391 | case VCPU_SREG_LDTR: return &save->ldtr; | |
2392 | } | |
2393 | BUG(); | |
8b6d44c7 | 2394 | return NULL; |
6aa8b732 AK |
2395 | } |
2396 | ||
2397 | static u64 svm_get_segment_base(struct kvm_vcpu *vcpu, int seg) | |
2398 | { | |
2399 | struct vmcb_seg *s = svm_seg(vcpu, seg); | |
2400 | ||
2401 | return s->base; | |
2402 | } | |
2403 | ||
2404 | static void svm_get_segment(struct kvm_vcpu *vcpu, | |
2405 | struct kvm_segment *var, int seg) | |
2406 | { | |
2407 | struct vmcb_seg *s = svm_seg(vcpu, seg); | |
2408 | ||
2409 | var->base = s->base; | |
2410 | var->limit = s->limit; | |
2411 | var->selector = s->selector; | |
2412 | var->type = s->attrib & SVM_SELECTOR_TYPE_MASK; | |
2413 | var->s = (s->attrib >> SVM_SELECTOR_S_SHIFT) & 1; | |
2414 | var->dpl = (s->attrib >> SVM_SELECTOR_DPL_SHIFT) & 3; | |
2415 | var->present = (s->attrib >> SVM_SELECTOR_P_SHIFT) & 1; | |
2416 | var->avl = (s->attrib >> SVM_SELECTOR_AVL_SHIFT) & 1; | |
2417 | var->l = (s->attrib >> SVM_SELECTOR_L_SHIFT) & 1; | |
2418 | var->db = (s->attrib >> SVM_SELECTOR_DB_SHIFT) & 1; | |
80112c89 JM |
2419 | |
2420 | /* | |
2421 | * AMD CPUs circa 2014 track the G bit for all segments except CS. | |
2422 | * However, the SVM spec states that the G bit is not observed by the | |
2423 | * CPU, and some VMware virtual CPUs drop the G bit for all segments. | |
2424 | * So let's synthesize a legal G bit for all segments, this helps | |
2425 | * running KVM nested. It also helps cross-vendor migration, because | |
2426 | * Intel's vmentry has a check on the 'G' bit. | |
2427 | */ | |
2428 | var->g = s->limit > 0xfffff; | |
25022acc | 2429 | |
e0231715 JR |
2430 | /* |
2431 | * AMD's VMCB does not have an explicit unusable field, so emulate it | |
19bca6ab AP |
2432 | * for cross vendor migration purposes by "not present" |
2433 | */ | |
8eae9570 | 2434 | var->unusable = !var->present; |
19bca6ab | 2435 | |
1fbdc7a5 | 2436 | switch (seg) { |
1fbdc7a5 AP |
2437 | case VCPU_SREG_TR: |
2438 | /* | |
2439 | * Work around a bug where the busy flag in the tr selector | |
2440 | * isn't exposed | |
2441 | */ | |
c0d09828 | 2442 | var->type |= 0x2; |
1fbdc7a5 AP |
2443 | break; |
2444 | case VCPU_SREG_DS: | |
2445 | case VCPU_SREG_ES: | |
2446 | case VCPU_SREG_FS: | |
2447 | case VCPU_SREG_GS: | |
2448 | /* | |
2449 | * The accessed bit must always be set in the segment | |
2450 | * descriptor cache, although it can be cleared in the | |
2451 | * descriptor, the cached bit always remains at 1. Since | |
2452 | * Intel has a check on this, set it here to support | |
2453 | * cross-vendor migration. | |
2454 | */ | |
2455 | if (!var->unusable) | |
2456 | var->type |= 0x1; | |
2457 | break; | |
b586eb02 | 2458 | case VCPU_SREG_SS: |
e0231715 JR |
2459 | /* |
2460 | * On AMD CPUs sometimes the DB bit in the segment | |
b586eb02 AP |
2461 | * descriptor is left as 1, although the whole segment has |
2462 | * been made unusable. Clear it here to pass an Intel VMX | |
2463 | * entry check when cross vendor migrating. | |
2464 | */ | |
2465 | if (var->unusable) | |
2466 | var->db = 0; | |
d9c1b543 | 2467 | /* This is symmetric with svm_set_segment() */ |
33b458d2 | 2468 | var->dpl = to_svm(vcpu)->vmcb->save.cpl; |
b586eb02 | 2469 | break; |
1fbdc7a5 | 2470 | } |
6aa8b732 AK |
2471 | } |
2472 | ||
2e4d2653 IE |
2473 | static int svm_get_cpl(struct kvm_vcpu *vcpu) |
2474 | { | |
2475 | struct vmcb_save_area *save = &to_svm(vcpu)->vmcb->save; | |
2476 | ||
2477 | return save->cpl; | |
2478 | } | |
2479 | ||
89a27f4d | 2480 | static void svm_get_idt(struct kvm_vcpu *vcpu, struct desc_ptr *dt) |
6aa8b732 | 2481 | { |
a2fa3e9f GH |
2482 | struct vcpu_svm *svm = to_svm(vcpu); |
2483 | ||
89a27f4d GN |
2484 | dt->size = svm->vmcb->save.idtr.limit; |
2485 | dt->address = svm->vmcb->save.idtr.base; | |
6aa8b732 AK |
2486 | } |
2487 | ||
89a27f4d | 2488 | static void svm_set_idt(struct kvm_vcpu *vcpu, struct desc_ptr *dt) |
6aa8b732 | 2489 | { |
a2fa3e9f GH |
2490 | struct vcpu_svm *svm = to_svm(vcpu); |
2491 | ||
89a27f4d GN |
2492 | svm->vmcb->save.idtr.limit = dt->size; |
2493 | svm->vmcb->save.idtr.base = dt->address ; | |
17a703cb | 2494 | mark_dirty(svm->vmcb, VMCB_DT); |
6aa8b732 AK |
2495 | } |
2496 | ||
89a27f4d | 2497 | static void svm_get_gdt(struct kvm_vcpu *vcpu, struct desc_ptr *dt) |
6aa8b732 | 2498 | { |
a2fa3e9f GH |
2499 | struct vcpu_svm *svm = to_svm(vcpu); |
2500 | ||
89a27f4d GN |
2501 | dt->size = svm->vmcb->save.gdtr.limit; |
2502 | dt->address = svm->vmcb->save.gdtr.base; | |
6aa8b732 AK |
2503 | } |
2504 | ||
89a27f4d | 2505 | static void svm_set_gdt(struct kvm_vcpu *vcpu, struct desc_ptr *dt) |
6aa8b732 | 2506 | { |
a2fa3e9f GH |
2507 | struct vcpu_svm *svm = to_svm(vcpu); |
2508 | ||
89a27f4d GN |
2509 | svm->vmcb->save.gdtr.limit = dt->size; |
2510 | svm->vmcb->save.gdtr.base = dt->address ; | |
17a703cb | 2511 | mark_dirty(svm->vmcb, VMCB_DT); |
6aa8b732 AK |
2512 | } |
2513 | ||
e8467fda AK |
2514 | static void svm_decache_cr0_guest_bits(struct kvm_vcpu *vcpu) |
2515 | { | |
2516 | } | |
2517 | ||
aff48baa AK |
2518 | static void svm_decache_cr3(struct kvm_vcpu *vcpu) |
2519 | { | |
2520 | } | |
2521 | ||
25c4c276 | 2522 | static void svm_decache_cr4_guest_bits(struct kvm_vcpu *vcpu) |
399badf3 AK |
2523 | { |
2524 | } | |
2525 | ||
d225157b AK |
2526 | static void update_cr0_intercept(struct vcpu_svm *svm) |
2527 | { | |
2528 | ulong gcr0 = svm->vcpu.arch.cr0; | |
2529 | u64 *hcr0 = &svm->vmcb->save.cr0; | |
2530 | ||
bd7e5b08 PB |
2531 | *hcr0 = (*hcr0 & ~SVM_CR0_SELECTIVE_MASK) |
2532 | | (gcr0 & SVM_CR0_SELECTIVE_MASK); | |
d225157b | 2533 | |
dcca1a65 | 2534 | mark_dirty(svm->vmcb, VMCB_CR); |
d225157b | 2535 | |
bd7e5b08 | 2536 | if (gcr0 == *hcr0) { |
4ee546b4 RJ |
2537 | clr_cr_intercept(svm, INTERCEPT_CR0_READ); |
2538 | clr_cr_intercept(svm, INTERCEPT_CR0_WRITE); | |
d225157b | 2539 | } else { |
4ee546b4 RJ |
2540 | set_cr_intercept(svm, INTERCEPT_CR0_READ); |
2541 | set_cr_intercept(svm, INTERCEPT_CR0_WRITE); | |
d225157b AK |
2542 | } |
2543 | } | |
2544 | ||
6aa8b732 AK |
2545 | static void svm_set_cr0(struct kvm_vcpu *vcpu, unsigned long cr0) |
2546 | { | |
a2fa3e9f GH |
2547 | struct vcpu_svm *svm = to_svm(vcpu); |
2548 | ||
05b3e0c2 | 2549 | #ifdef CONFIG_X86_64 |
f6801dff | 2550 | if (vcpu->arch.efer & EFER_LME) { |
707d92fa | 2551 | if (!is_paging(vcpu) && (cr0 & X86_CR0_PG)) { |
f6801dff | 2552 | vcpu->arch.efer |= EFER_LMA; |
2b5203ee | 2553 | svm->vmcb->save.efer |= EFER_LMA | EFER_LME; |
6aa8b732 AK |
2554 | } |
2555 | ||
d77c26fc | 2556 | if (is_paging(vcpu) && !(cr0 & X86_CR0_PG)) { |
f6801dff | 2557 | vcpu->arch.efer &= ~EFER_LMA; |
2b5203ee | 2558 | svm->vmcb->save.efer &= ~(EFER_LMA | EFER_LME); |
6aa8b732 AK |
2559 | } |
2560 | } | |
2561 | #endif | |
ad312c7c | 2562 | vcpu->arch.cr0 = cr0; |
888f9f3e AK |
2563 | |
2564 | if (!npt_enabled) | |
2565 | cr0 |= X86_CR0_PG | X86_CR0_WP; | |
02daab21 | 2566 | |
bcf166a9 PB |
2567 | /* |
2568 | * re-enable caching here because the QEMU bios | |
2569 | * does not do it - this results in some delay at | |
2570 | * reboot | |
2571 | */ | |
2572 | if (kvm_check_has_quirk(vcpu->kvm, KVM_X86_QUIRK_CD_NW_CLEARED)) | |
2573 | cr0 &= ~(X86_CR0_CD | X86_CR0_NW); | |
a2fa3e9f | 2574 | svm->vmcb->save.cr0 = cr0; |
dcca1a65 | 2575 | mark_dirty(svm->vmcb, VMCB_CR); |
d225157b | 2576 | update_cr0_intercept(svm); |
6aa8b732 AK |
2577 | } |
2578 | ||
5e1746d6 | 2579 | static int svm_set_cr4(struct kvm_vcpu *vcpu, unsigned long cr4) |
6aa8b732 | 2580 | { |
1e02ce4c | 2581 | unsigned long host_cr4_mce = cr4_read_shadow() & X86_CR4_MCE; |
e5eab0ce JR |
2582 | unsigned long old_cr4 = to_svm(vcpu)->vmcb->save.cr4; |
2583 | ||
5e1746d6 NHE |
2584 | if (cr4 & X86_CR4_VMXE) |
2585 | return 1; | |
2586 | ||
e5eab0ce | 2587 | if (npt_enabled && ((old_cr4 ^ cr4) & X86_CR4_PGE)) |
c2ba05cc | 2588 | svm_flush_tlb(vcpu, true); |
6394b649 | 2589 | |
ec077263 JR |
2590 | vcpu->arch.cr4 = cr4; |
2591 | if (!npt_enabled) | |
2592 | cr4 |= X86_CR4_PAE; | |
6394b649 | 2593 | cr4 |= host_cr4_mce; |
ec077263 | 2594 | to_svm(vcpu)->vmcb->save.cr4 = cr4; |
dcca1a65 | 2595 | mark_dirty(to_svm(vcpu)->vmcb, VMCB_CR); |
5e1746d6 | 2596 | return 0; |
6aa8b732 AK |
2597 | } |
2598 | ||
2599 | static void svm_set_segment(struct kvm_vcpu *vcpu, | |
2600 | struct kvm_segment *var, int seg) | |
2601 | { | |
a2fa3e9f | 2602 | struct vcpu_svm *svm = to_svm(vcpu); |
6aa8b732 AK |
2603 | struct vmcb_seg *s = svm_seg(vcpu, seg); |
2604 | ||
2605 | s->base = var->base; | |
2606 | s->limit = var->limit; | |
2607 | s->selector = var->selector; | |
d9c1b543 RP |
2608 | s->attrib = (var->type & SVM_SELECTOR_TYPE_MASK); |
2609 | s->attrib |= (var->s & 1) << SVM_SELECTOR_S_SHIFT; | |
2610 | s->attrib |= (var->dpl & 3) << SVM_SELECTOR_DPL_SHIFT; | |
2611 | s->attrib |= ((var->present & 1) && !var->unusable) << SVM_SELECTOR_P_SHIFT; | |
2612 | s->attrib |= (var->avl & 1) << SVM_SELECTOR_AVL_SHIFT; | |
2613 | s->attrib |= (var->l & 1) << SVM_SELECTOR_L_SHIFT; | |
2614 | s->attrib |= (var->db & 1) << SVM_SELECTOR_DB_SHIFT; | |
2615 | s->attrib |= (var->g & 1) << SVM_SELECTOR_G_SHIFT; | |
ae9fedc7 PB |
2616 | |
2617 | /* | |
2618 | * This is always accurate, except if SYSRET returned to a segment | |
2619 | * with SS.DPL != 3. Intel does not have this quirk, and always | |
2620 | * forces SS.DPL to 3 on sysret, so we ignore that case; fixing it | |
2621 | * would entail passing the CPL to userspace and back. | |
2622 | */ | |
2623 | if (seg == VCPU_SREG_SS) | |
d9c1b543 RP |
2624 | /* This is symmetric with svm_get_segment() */ |
2625 | svm->vmcb->save.cpl = (var->dpl & 3); | |
6aa8b732 | 2626 | |
060d0c9a | 2627 | mark_dirty(svm->vmcb, VMCB_SEG); |
6aa8b732 AK |
2628 | } |
2629 | ||
cbdb967a | 2630 | static void update_bp_intercept(struct kvm_vcpu *vcpu) |
6aa8b732 | 2631 | { |
d0bfb940 JK |
2632 | struct vcpu_svm *svm = to_svm(vcpu); |
2633 | ||
18c918c5 | 2634 | clr_exception_intercept(svm, BP_VECTOR); |
44c11430 | 2635 | |
d0bfb940 | 2636 | if (vcpu->guest_debug & KVM_GUESTDBG_ENABLE) { |
d0bfb940 | 2637 | if (vcpu->guest_debug & KVM_GUESTDBG_USE_SW_BP) |
18c918c5 | 2638 | set_exception_intercept(svm, BP_VECTOR); |
d0bfb940 JK |
2639 | } else |
2640 | vcpu->guest_debug = 0; | |
44c11430 GN |
2641 | } |
2642 | ||
0fe1e009 | 2643 | static void new_asid(struct vcpu_svm *svm, struct svm_cpu_data *sd) |
6aa8b732 | 2644 | { |
0fe1e009 TH |
2645 | if (sd->next_asid > sd->max_asid) { |
2646 | ++sd->asid_generation; | |
4faefff3 | 2647 | sd->next_asid = sd->min_asid; |
a2fa3e9f | 2648 | svm->vmcb->control.tlb_ctl = TLB_CONTROL_FLUSH_ALL_ASID; |
6aa8b732 AK |
2649 | } |
2650 | ||
0fe1e009 TH |
2651 | svm->asid_generation = sd->asid_generation; |
2652 | svm->vmcb->control.asid = sd->next_asid++; | |
d48086d1 JR |
2653 | |
2654 | mark_dirty(svm->vmcb, VMCB_ASID); | |
6aa8b732 AK |
2655 | } |
2656 | ||
73aaf249 JK |
2657 | static u64 svm_get_dr6(struct kvm_vcpu *vcpu) |
2658 | { | |
2659 | return to_svm(vcpu)->vmcb->save.dr6; | |
2660 | } | |
2661 | ||
2662 | static void svm_set_dr6(struct kvm_vcpu *vcpu, unsigned long value) | |
2663 | { | |
2664 | struct vcpu_svm *svm = to_svm(vcpu); | |
2665 | ||
2666 | svm->vmcb->save.dr6 = value; | |
2667 | mark_dirty(svm->vmcb, VMCB_DR); | |
2668 | } | |
2669 | ||
facb0139 PB |
2670 | static void svm_sync_dirty_debug_regs(struct kvm_vcpu *vcpu) |
2671 | { | |
2672 | struct vcpu_svm *svm = to_svm(vcpu); | |
2673 | ||
2674 | get_debugreg(vcpu->arch.db[0], 0); | |
2675 | get_debugreg(vcpu->arch.db[1], 1); | |
2676 | get_debugreg(vcpu->arch.db[2], 2); | |
2677 | get_debugreg(vcpu->arch.db[3], 3); | |
2678 | vcpu->arch.dr6 = svm_get_dr6(vcpu); | |
2679 | vcpu->arch.dr7 = svm->vmcb->save.dr7; | |
2680 | ||
2681 | vcpu->arch.switch_db_regs &= ~KVM_DEBUGREG_WONT_EXIT; | |
2682 | set_dr_intercepts(svm); | |
2683 | } | |
2684 | ||
020df079 | 2685 | static void svm_set_dr7(struct kvm_vcpu *vcpu, unsigned long value) |
6aa8b732 | 2686 | { |
42dbaa5a | 2687 | struct vcpu_svm *svm = to_svm(vcpu); |
42dbaa5a | 2688 | |
020df079 | 2689 | svm->vmcb->save.dr7 = value; |
72214b96 | 2690 | mark_dirty(svm->vmcb, VMCB_DR); |
6aa8b732 AK |
2691 | } |
2692 | ||
851ba692 | 2693 | static int pf_interception(struct vcpu_svm *svm) |
6aa8b732 | 2694 | { |
0ede79e1 | 2695 | u64 fault_address = __sme_clr(svm->vmcb->control.exit_info_2); |
1261bfa3 | 2696 | u64 error_code = svm->vmcb->control.exit_info_1; |
6aa8b732 | 2697 | |
1261bfa3 | 2698 | return kvm_handle_page_fault(&svm->vcpu, error_code, fault_address, |
00b10fe1 BS |
2699 | static_cpu_has(X86_FEATURE_DECODEASSISTS) ? |
2700 | svm->vmcb->control.insn_bytes : NULL, | |
d0006530 PB |
2701 | svm->vmcb->control.insn_len); |
2702 | } | |
2703 | ||
2704 | static int npf_interception(struct vcpu_svm *svm) | |
2705 | { | |
0ede79e1 | 2706 | u64 fault_address = __sme_clr(svm->vmcb->control.exit_info_2); |
d0006530 PB |
2707 | u64 error_code = svm->vmcb->control.exit_info_1; |
2708 | ||
2709 | trace_kvm_page_fault(fault_address, error_code); | |
2710 | return kvm_mmu_page_fault(&svm->vcpu, fault_address, error_code, | |
00b10fe1 BS |
2711 | static_cpu_has(X86_FEATURE_DECODEASSISTS) ? |
2712 | svm->vmcb->control.insn_bytes : NULL, | |
d0006530 | 2713 | svm->vmcb->control.insn_len); |
6aa8b732 AK |
2714 | } |
2715 | ||
851ba692 | 2716 | static int db_interception(struct vcpu_svm *svm) |
d0bfb940 | 2717 | { |
851ba692 | 2718 | struct kvm_run *kvm_run = svm->vcpu.run; |
99c22179 | 2719 | struct kvm_vcpu *vcpu = &svm->vcpu; |
851ba692 | 2720 | |
d0bfb940 | 2721 | if (!(svm->vcpu.guest_debug & |
44c11430 | 2722 | (KVM_GUESTDBG_SINGLESTEP | KVM_GUESTDBG_USE_HW_BP)) && |
6be7d306 | 2723 | !svm->nmi_singlestep) { |
d0bfb940 JK |
2724 | kvm_queue_exception(&svm->vcpu, DB_VECTOR); |
2725 | return 1; | |
2726 | } | |
44c11430 | 2727 | |
6be7d306 | 2728 | if (svm->nmi_singlestep) { |
4aebd0e9 | 2729 | disable_nmi_singlestep(svm); |
99c22179 VK |
2730 | /* Make sure we check for pending NMIs upon entry */ |
2731 | kvm_make_request(KVM_REQ_EVENT, vcpu); | |
44c11430 GN |
2732 | } |
2733 | ||
2734 | if (svm->vcpu.guest_debug & | |
e0231715 | 2735 | (KVM_GUESTDBG_SINGLESTEP | KVM_GUESTDBG_USE_HW_BP)) { |
44c11430 GN |
2736 | kvm_run->exit_reason = KVM_EXIT_DEBUG; |
2737 | kvm_run->debug.arch.pc = | |
2738 | svm->vmcb->save.cs.base + svm->vmcb->save.rip; | |
2739 | kvm_run->debug.arch.exception = DB_VECTOR; | |
2740 | return 0; | |
2741 | } | |
2742 | ||
2743 | return 1; | |
d0bfb940 JK |
2744 | } |
2745 | ||
851ba692 | 2746 | static int bp_interception(struct vcpu_svm *svm) |
d0bfb940 | 2747 | { |
851ba692 AK |
2748 | struct kvm_run *kvm_run = svm->vcpu.run; |
2749 | ||
d0bfb940 JK |
2750 | kvm_run->exit_reason = KVM_EXIT_DEBUG; |
2751 | kvm_run->debug.arch.pc = svm->vmcb->save.cs.base + svm->vmcb->save.rip; | |
2752 | kvm_run->debug.arch.exception = BP_VECTOR; | |
2753 | return 0; | |
2754 | } | |
2755 | ||
851ba692 | 2756 | static int ud_interception(struct vcpu_svm *svm) |
7aa81cc0 | 2757 | { |
082d06ed | 2758 | return handle_ud(&svm->vcpu); |
7aa81cc0 AL |
2759 | } |
2760 | ||
54a20552 EN |
2761 | static int ac_interception(struct vcpu_svm *svm) |
2762 | { | |
2763 | kvm_queue_exception_e(&svm->vcpu, AC_VECTOR, 0); | |
2764 | return 1; | |
2765 | } | |
2766 | ||
9718420e LA |
2767 | static int gp_interception(struct vcpu_svm *svm) |
2768 | { | |
2769 | struct kvm_vcpu *vcpu = &svm->vcpu; | |
2770 | u32 error_code = svm->vmcb->control.exit_info_1; | |
2771 | int er; | |
2772 | ||
2773 | WARN_ON_ONCE(!enable_vmware_backdoor); | |
2774 | ||
0ce97a2b | 2775 | er = kvm_emulate_instruction(vcpu, |
9718420e LA |
2776 | EMULTYPE_VMWARE | EMULTYPE_NO_UD_ON_FAIL); |
2777 | if (er == EMULATE_USER_EXIT) | |
2778 | return 0; | |
2779 | else if (er != EMULATE_DONE) | |
2780 | kvm_queue_exception_e(vcpu, GP_VECTOR, error_code); | |
2781 | return 1; | |
2782 | } | |
2783 | ||
67ec6607 JR |
2784 | static bool is_erratum_383(void) |
2785 | { | |
2786 | int err, i; | |
2787 | u64 value; | |
2788 | ||
2789 | if (!erratum_383_found) | |
2790 | return false; | |
2791 | ||
2792 | value = native_read_msr_safe(MSR_IA32_MC0_STATUS, &err); | |
2793 | if (err) | |
2794 | return false; | |
2795 | ||
2796 | /* Bit 62 may or may not be set for this mce */ | |
2797 | value &= ~(1ULL << 62); | |
2798 | ||
2799 | if (value != 0xb600000000010015ULL) | |
2800 | return false; | |
2801 | ||
2802 | /* Clear MCi_STATUS registers */ | |
2803 | for (i = 0; i < 6; ++i) | |
2804 | native_write_msr_safe(MSR_IA32_MCx_STATUS(i), 0, 0); | |
2805 | ||
2806 | value = native_read_msr_safe(MSR_IA32_MCG_STATUS, &err); | |
2807 | if (!err) { | |
2808 | u32 low, high; | |
2809 | ||
2810 | value &= ~(1ULL << 2); | |
2811 | low = lower_32_bits(value); | |
2812 | high = upper_32_bits(value); | |
2813 | ||
2814 | native_write_msr_safe(MSR_IA32_MCG_STATUS, low, high); | |
2815 | } | |
2816 | ||
2817 | /* Flush tlb to evict multi-match entries */ | |
2818 | __flush_tlb_all(); | |
2819 | ||
2820 | return true; | |
2821 | } | |
2822 | ||
fe5913e4 | 2823 | static void svm_handle_mce(struct vcpu_svm *svm) |
53371b50 | 2824 | { |
67ec6607 JR |
2825 | if (is_erratum_383()) { |
2826 | /* | |
2827 | * Erratum 383 triggered. Guest state is corrupt so kill the | |
2828 | * guest. | |
2829 | */ | |
2830 | pr_err("KVM: Guest triggered AMD Erratum 383\n"); | |
2831 | ||
a8eeb04a | 2832 | kvm_make_request(KVM_REQ_TRIPLE_FAULT, &svm->vcpu); |
67ec6607 JR |
2833 | |
2834 | return; | |
2835 | } | |
2836 | ||
53371b50 JR |
2837 | /* |
2838 | * On an #MC intercept the MCE handler is not called automatically in | |
2839 | * the host. So do it by hand here. | |
2840 | */ | |
2841 | asm volatile ( | |
2842 | "int $0x12\n"); | |
2843 | /* not sure if we ever come back to this point */ | |
2844 | ||
fe5913e4 JR |
2845 | return; |
2846 | } | |
2847 | ||
2848 | static int mc_interception(struct vcpu_svm *svm) | |
2849 | { | |
53371b50 JR |
2850 | return 1; |
2851 | } | |
2852 | ||
851ba692 | 2853 | static int shutdown_interception(struct vcpu_svm *svm) |
46fe4ddd | 2854 | { |
851ba692 AK |
2855 | struct kvm_run *kvm_run = svm->vcpu.run; |
2856 | ||
46fe4ddd JR |
2857 | /* |
2858 | * VMCB is undefined after a SHUTDOWN intercept | |
2859 | * so reinitialize it. | |
2860 | */ | |
a2fa3e9f | 2861 | clear_page(svm->vmcb); |
5690891b | 2862 | init_vmcb(svm); |
46fe4ddd JR |
2863 | |
2864 | kvm_run->exit_reason = KVM_EXIT_SHUTDOWN; | |
2865 | return 0; | |
2866 | } | |
2867 | ||
851ba692 | 2868 | static int io_interception(struct vcpu_svm *svm) |
6aa8b732 | 2869 | { |
cf8f70bf | 2870 | struct kvm_vcpu *vcpu = &svm->vcpu; |
d77c26fc | 2871 | u32 io_info = svm->vmcb->control.exit_info_1; /* address size bug? */ |
dca7f128 | 2872 | int size, in, string; |
039576c0 | 2873 | unsigned port; |
6aa8b732 | 2874 | |
e756fc62 | 2875 | ++svm->vcpu.stat.io_exits; |
e70669ab | 2876 | string = (io_info & SVM_IOIO_STR_MASK) != 0; |
039576c0 | 2877 | in = (io_info & SVM_IOIO_TYPE_MASK) != 0; |
8370c3d0 | 2878 | if (string) |
0ce97a2b | 2879 | return kvm_emulate_instruction(vcpu, 0) == EMULATE_DONE; |
cf8f70bf | 2880 | |
039576c0 AK |
2881 | port = io_info >> 16; |
2882 | size = (io_info & SVM_IOIO_SIZE_MASK) >> SVM_IOIO_SIZE_SHIFT; | |
cf8f70bf | 2883 | svm->next_rip = svm->vmcb->control.exit_info_2; |
cf8f70bf | 2884 | |
dca7f128 | 2885 | return kvm_fast_pio(&svm->vcpu, size, port, in); |
6aa8b732 AK |
2886 | } |
2887 | ||
851ba692 | 2888 | static int nmi_interception(struct vcpu_svm *svm) |
c47f098d JR |
2889 | { |
2890 | return 1; | |
2891 | } | |
2892 | ||
851ba692 | 2893 | static int intr_interception(struct vcpu_svm *svm) |
a0698055 JR |
2894 | { |
2895 | ++svm->vcpu.stat.irq_exits; | |
2896 | return 1; | |
2897 | } | |
2898 | ||
851ba692 | 2899 | static int nop_on_interception(struct vcpu_svm *svm) |
6aa8b732 AK |
2900 | { |
2901 | return 1; | |
2902 | } | |
2903 | ||
851ba692 | 2904 | static int halt_interception(struct vcpu_svm *svm) |
6aa8b732 | 2905 | { |
e756fc62 | 2906 | return kvm_emulate_halt(&svm->vcpu); |
6aa8b732 AK |
2907 | } |
2908 | ||
851ba692 | 2909 | static int vmmcall_interception(struct vcpu_svm *svm) |
02e235bc | 2910 | { |
0d9c055e | 2911 | return kvm_emulate_hypercall(&svm->vcpu); |
02e235bc AK |
2912 | } |
2913 | ||
5bd2edc3 JR |
2914 | static unsigned long nested_svm_get_tdp_cr3(struct kvm_vcpu *vcpu) |
2915 | { | |
2916 | struct vcpu_svm *svm = to_svm(vcpu); | |
2917 | ||
2918 | return svm->nested.nested_cr3; | |
2919 | } | |
2920 | ||
e4e517b4 AK |
2921 | static u64 nested_svm_get_tdp_pdptr(struct kvm_vcpu *vcpu, int index) |
2922 | { | |
2923 | struct vcpu_svm *svm = to_svm(vcpu); | |
2924 | u64 cr3 = svm->nested.nested_cr3; | |
2925 | u64 pdpte; | |
2926 | int ret; | |
2927 | ||
d0ec49d4 | 2928 | ret = kvm_vcpu_read_guest_page(vcpu, gpa_to_gfn(__sme_clr(cr3)), &pdpte, |
54bf36aa | 2929 | offset_in_page(cr3) + index * 8, 8); |
e4e517b4 AK |
2930 | if (ret) |
2931 | return 0; | |
2932 | return pdpte; | |
2933 | } | |
2934 | ||
5bd2edc3 JR |
2935 | static void nested_svm_set_tdp_cr3(struct kvm_vcpu *vcpu, |
2936 | unsigned long root) | |
2937 | { | |
2938 | struct vcpu_svm *svm = to_svm(vcpu); | |
2939 | ||
d0ec49d4 | 2940 | svm->vmcb->control.nested_cr3 = __sme_set(root); |
b2747166 | 2941 | mark_dirty(svm->vmcb, VMCB_NPT); |
5bd2edc3 JR |
2942 | } |
2943 | ||
6389ee94 AK |
2944 | static void nested_svm_inject_npf_exit(struct kvm_vcpu *vcpu, |
2945 | struct x86_exception *fault) | |
5bd2edc3 JR |
2946 | { |
2947 | struct vcpu_svm *svm = to_svm(vcpu); | |
2948 | ||
5e352519 PB |
2949 | if (svm->vmcb->control.exit_code != SVM_EXIT_NPF) { |
2950 | /* | |
2951 | * TODO: track the cause of the nested page fault, and | |
2952 | * correctly fill in the high bits of exit_info_1. | |
2953 | */ | |
2954 | svm->vmcb->control.exit_code = SVM_EXIT_NPF; | |
2955 | svm->vmcb->control.exit_code_hi = 0; | |
2956 | svm->vmcb->control.exit_info_1 = (1ULL << 32); | |
2957 | svm->vmcb->control.exit_info_2 = fault->address; | |
2958 | } | |
2959 | ||
2960 | svm->vmcb->control.exit_info_1 &= ~0xffffffffULL; | |
2961 | svm->vmcb->control.exit_info_1 |= fault->error_code; | |
2962 | ||
2963 | /* | |
2964 | * The present bit is always zero for page structure faults on real | |
2965 | * hardware. | |
2966 | */ | |
2967 | if (svm->vmcb->control.exit_info_1 & (2ULL << 32)) | |
2968 | svm->vmcb->control.exit_info_1 &= ~1; | |
5bd2edc3 JR |
2969 | |
2970 | nested_svm_vmexit(svm); | |
2971 | } | |
2972 | ||
8a3c1a33 | 2973 | static void nested_svm_init_mmu_context(struct kvm_vcpu *vcpu) |
4b16184c | 2974 | { |
ad896af0 | 2975 | WARN_ON(mmu_is_nested(vcpu)); |
3cf85f9f VK |
2976 | |
2977 | vcpu->arch.mmu = &vcpu->arch.guest_mmu; | |
ad896af0 | 2978 | kvm_init_shadow_mmu(vcpu); |
44dd3ffa VK |
2979 | vcpu->arch.mmu->set_cr3 = nested_svm_set_tdp_cr3; |
2980 | vcpu->arch.mmu->get_cr3 = nested_svm_get_tdp_cr3; | |
2981 | vcpu->arch.mmu->get_pdptr = nested_svm_get_tdp_pdptr; | |
2982 | vcpu->arch.mmu->inject_page_fault = nested_svm_inject_npf_exit; | |
2983 | vcpu->arch.mmu->shadow_root_level = get_npt_level(vcpu); | |
2984 | reset_shadow_zero_bits_mask(vcpu, vcpu->arch.mmu); | |
4b16184c | 2985 | vcpu->arch.walk_mmu = &vcpu->arch.nested_mmu; |
4b16184c JR |
2986 | } |
2987 | ||
2988 | static void nested_svm_uninit_mmu_context(struct kvm_vcpu *vcpu) | |
2989 | { | |
3cf85f9f | 2990 | vcpu->arch.mmu = &vcpu->arch.root_mmu; |
44dd3ffa | 2991 | vcpu->arch.walk_mmu = &vcpu->arch.root_mmu; |
4b16184c JR |
2992 | } |
2993 | ||
c0725420 AG |
2994 | static int nested_svm_check_permissions(struct vcpu_svm *svm) |
2995 | { | |
e9196ceb DC |
2996 | if (!(svm->vcpu.arch.efer & EFER_SVME) || |
2997 | !is_paging(&svm->vcpu)) { | |
c0725420 AG |
2998 | kvm_queue_exception(&svm->vcpu, UD_VECTOR); |
2999 | return 1; | |
3000 | } | |
3001 | ||
3002 | if (svm->vmcb->save.cpl) { | |
3003 | kvm_inject_gp(&svm->vcpu, 0); | |
3004 | return 1; | |
3005 | } | |
3006 | ||
e9196ceb | 3007 | return 0; |
c0725420 AG |
3008 | } |
3009 | ||
cf74a78b AG |
3010 | static int nested_svm_check_exception(struct vcpu_svm *svm, unsigned nr, |
3011 | bool has_error_code, u32 error_code) | |
3012 | { | |
b8e88bc8 JR |
3013 | int vmexit; |
3014 | ||
2030753d | 3015 | if (!is_guest_mode(&svm->vcpu)) |
0295ad7d | 3016 | return 0; |
cf74a78b | 3017 | |
adfe20fb WL |
3018 | vmexit = nested_svm_intercept(svm); |
3019 | if (vmexit != NESTED_EXIT_DONE) | |
3020 | return 0; | |
3021 | ||
0295ad7d JR |
3022 | svm->vmcb->control.exit_code = SVM_EXIT_EXCP_BASE + nr; |
3023 | svm->vmcb->control.exit_code_hi = 0; | |
3024 | svm->vmcb->control.exit_info_1 = error_code; | |
b96fb439 PB |
3025 | |
3026 | /* | |
da998b46 JM |
3027 | * EXITINFO2 is undefined for all exception intercepts other |
3028 | * than #PF. | |
b96fb439 | 3029 | */ |
adfe20fb WL |
3030 | if (svm->vcpu.arch.exception.nested_apf) |
3031 | svm->vmcb->control.exit_info_2 = svm->vcpu.arch.apf.nested_apf_token; | |
da998b46 JM |
3032 | else if (svm->vcpu.arch.exception.has_payload) |
3033 | svm->vmcb->control.exit_info_2 = svm->vcpu.arch.exception.payload; | |
adfe20fb WL |
3034 | else |
3035 | svm->vmcb->control.exit_info_2 = svm->vcpu.arch.cr2; | |
b8e88bc8 | 3036 | |
adfe20fb | 3037 | svm->nested.exit_required = true; |
b8e88bc8 | 3038 | return vmexit; |
cf74a78b AG |
3039 | } |
3040 | ||
8fe54654 JR |
3041 | /* This function returns true if it is save to enable the irq window */ |
3042 | static inline bool nested_svm_intr(struct vcpu_svm *svm) | |
cf74a78b | 3043 | { |
2030753d | 3044 | if (!is_guest_mode(&svm->vcpu)) |
8fe54654 | 3045 | return true; |
cf74a78b | 3046 | |
26666957 | 3047 | if (!(svm->vcpu.arch.hflags & HF_VINTR_MASK)) |
8fe54654 | 3048 | return true; |
cf74a78b | 3049 | |
26666957 | 3050 | if (!(svm->vcpu.arch.hflags & HF_HIF_MASK)) |
8fe54654 | 3051 | return false; |
cf74a78b | 3052 | |
a0a07cd2 GN |
3053 | /* |
3054 | * if vmexit was already requested (by intercepted exception | |
3055 | * for instance) do not overwrite it with "external interrupt" | |
3056 | * vmexit. | |
3057 | */ | |
3058 | if (svm->nested.exit_required) | |
3059 | return false; | |
3060 | ||
197717d5 JR |
3061 | svm->vmcb->control.exit_code = SVM_EXIT_INTR; |
3062 | svm->vmcb->control.exit_info_1 = 0; | |
3063 | svm->vmcb->control.exit_info_2 = 0; | |
26666957 | 3064 | |
cd3ff653 JR |
3065 | if (svm->nested.intercept & 1ULL) { |
3066 | /* | |
3067 | * The #vmexit can't be emulated here directly because this | |
c5ec2e56 | 3068 | * code path runs with irqs and preemption disabled. A |
cd3ff653 JR |
3069 | * #vmexit emulation might sleep. Only signal request for |
3070 | * the #vmexit here. | |
3071 | */ | |
3072 | svm->nested.exit_required = true; | |
236649de | 3073 | trace_kvm_nested_intr_vmexit(svm->vmcb->save.rip); |
8fe54654 | 3074 | return false; |
cf74a78b AG |
3075 | } |
3076 | ||
8fe54654 | 3077 | return true; |
cf74a78b AG |
3078 | } |
3079 | ||
887f500c JR |
3080 | /* This function returns true if it is save to enable the nmi window */ |
3081 | static inline bool nested_svm_nmi(struct vcpu_svm *svm) | |
3082 | { | |
2030753d | 3083 | if (!is_guest_mode(&svm->vcpu)) |
887f500c JR |
3084 | return true; |
3085 | ||
3086 | if (!(svm->nested.intercept & (1ULL << INTERCEPT_NMI))) | |
3087 | return true; | |
3088 | ||
3089 | svm->vmcb->control.exit_code = SVM_EXIT_NMI; | |
3090 | svm->nested.exit_required = true; | |
3091 | ||
3092 | return false; | |
cf74a78b AG |
3093 | } |
3094 | ||
ce2ac085 JR |
3095 | static int nested_svm_intercept_ioio(struct vcpu_svm *svm) |
3096 | { | |
9bf41833 JK |
3097 | unsigned port, size, iopm_len; |
3098 | u16 val, mask; | |
3099 | u8 start_bit; | |
ce2ac085 | 3100 | u64 gpa; |
34f80cfa | 3101 | |
ce2ac085 JR |
3102 | if (!(svm->nested.intercept & (1ULL << INTERCEPT_IOIO_PROT))) |
3103 | return NESTED_EXIT_HOST; | |
34f80cfa | 3104 | |
ce2ac085 | 3105 | port = svm->vmcb->control.exit_info_1 >> 16; |
9bf41833 JK |
3106 | size = (svm->vmcb->control.exit_info_1 & SVM_IOIO_SIZE_MASK) >> |
3107 | SVM_IOIO_SIZE_SHIFT; | |
ce2ac085 | 3108 | gpa = svm->nested.vmcb_iopm + (port / 8); |
9bf41833 JK |
3109 | start_bit = port % 8; |
3110 | iopm_len = (start_bit + size > 8) ? 2 : 1; | |
3111 | mask = (0xf >> (4 - size)) << start_bit; | |
3112 | val = 0; | |
ce2ac085 | 3113 | |
54bf36aa | 3114 | if (kvm_vcpu_read_guest(&svm->vcpu, gpa, &val, iopm_len)) |
9bf41833 | 3115 | return NESTED_EXIT_DONE; |
ce2ac085 | 3116 | |
9bf41833 | 3117 | return (val & mask) ? NESTED_EXIT_DONE : NESTED_EXIT_HOST; |
34f80cfa JR |
3118 | } |
3119 | ||
d2477826 | 3120 | static int nested_svm_exit_handled_msr(struct vcpu_svm *svm) |
4c2161ae | 3121 | { |
0d6b3537 JR |
3122 | u32 offset, msr, value; |
3123 | int write, mask; | |
4c2161ae | 3124 | |
3d62d9aa | 3125 | if (!(svm->nested.intercept & (1ULL << INTERCEPT_MSR_PROT))) |
d2477826 | 3126 | return NESTED_EXIT_HOST; |
3d62d9aa | 3127 | |
0d6b3537 JR |
3128 | msr = svm->vcpu.arch.regs[VCPU_REGS_RCX]; |
3129 | offset = svm_msrpm_offset(msr); | |
3130 | write = svm->vmcb->control.exit_info_1 & 1; | |
3131 | mask = 1 << ((2 * (msr & 0xf)) + write); | |
3d62d9aa | 3132 | |
0d6b3537 JR |
3133 | if (offset == MSR_INVALID) |
3134 | return NESTED_EXIT_DONE; | |
4c2161ae | 3135 | |
0d6b3537 JR |
3136 | /* Offset is in 32 bit units but need in 8 bit units */ |
3137 | offset *= 4; | |
4c2161ae | 3138 | |
54bf36aa | 3139 | if (kvm_vcpu_read_guest(&svm->vcpu, svm->nested.vmcb_msrpm + offset, &value, 4)) |
0d6b3537 | 3140 | return NESTED_EXIT_DONE; |
3d62d9aa | 3141 | |
0d6b3537 | 3142 | return (value & mask) ? NESTED_EXIT_DONE : NESTED_EXIT_HOST; |
4c2161ae JR |
3143 | } |
3144 | ||
ab2f4d73 LP |
3145 | /* DB exceptions for our internal use must not cause vmexit */ |
3146 | static int nested_svm_intercept_db(struct vcpu_svm *svm) | |
3147 | { | |
3148 | unsigned long dr6; | |
3149 | ||
3150 | /* if we're not singlestepping, it's not ours */ | |
3151 | if (!svm->nmi_singlestep) | |
3152 | return NESTED_EXIT_DONE; | |
3153 | ||
3154 | /* if it's not a singlestep exception, it's not ours */ | |
3155 | if (kvm_get_dr(&svm->vcpu, 6, &dr6)) | |
3156 | return NESTED_EXIT_DONE; | |
3157 | if (!(dr6 & DR6_BS)) | |
3158 | return NESTED_EXIT_DONE; | |
3159 | ||
3160 | /* if the guest is singlestepping, it should get the vmexit */ | |
3161 | if (svm->nmi_singlestep_guest_rflags & X86_EFLAGS_TF) { | |
3162 | disable_nmi_singlestep(svm); | |
3163 | return NESTED_EXIT_DONE; | |
3164 | } | |
3165 | ||
3166 | /* it's ours, the nested hypervisor must not see this one */ | |
3167 | return NESTED_EXIT_HOST; | |
3168 | } | |
3169 | ||
410e4d57 | 3170 | static int nested_svm_exit_special(struct vcpu_svm *svm) |
cf74a78b | 3171 | { |
cf74a78b | 3172 | u32 exit_code = svm->vmcb->control.exit_code; |
4c2161ae | 3173 | |
410e4d57 JR |
3174 | switch (exit_code) { |
3175 | case SVM_EXIT_INTR: | |
3176 | case SVM_EXIT_NMI: | |
ff47a49b | 3177 | case SVM_EXIT_EXCP_BASE + MC_VECTOR: |
410e4d57 | 3178 | return NESTED_EXIT_HOST; |
410e4d57 | 3179 | case SVM_EXIT_NPF: |
e0231715 | 3180 | /* For now we are always handling NPFs when using them */ |
410e4d57 JR |
3181 | if (npt_enabled) |
3182 | return NESTED_EXIT_HOST; | |
3183 | break; | |
410e4d57 | 3184 | case SVM_EXIT_EXCP_BASE + PF_VECTOR: |
631bc487 | 3185 | /* When we're shadowing, trap PFs, but not async PF */ |
1261bfa3 | 3186 | if (!npt_enabled && svm->vcpu.arch.apf.host_apf_reason == 0) |
410e4d57 JR |
3187 | return NESTED_EXIT_HOST; |
3188 | break; | |
3189 | default: | |
3190 | break; | |
cf74a78b AG |
3191 | } |
3192 | ||
410e4d57 JR |
3193 | return NESTED_EXIT_CONTINUE; |
3194 | } | |
3195 | ||
3196 | /* | |
3197 | * If this function returns true, this #vmexit was already handled | |
3198 | */ | |
b8e88bc8 | 3199 | static int nested_svm_intercept(struct vcpu_svm *svm) |
410e4d57 JR |
3200 | { |
3201 | u32 exit_code = svm->vmcb->control.exit_code; | |
3202 | int vmexit = NESTED_EXIT_HOST; | |
3203 | ||
cf74a78b | 3204 | switch (exit_code) { |
9c4e40b9 | 3205 | case SVM_EXIT_MSR: |
3d62d9aa | 3206 | vmexit = nested_svm_exit_handled_msr(svm); |
9c4e40b9 | 3207 | break; |
ce2ac085 JR |
3208 | case SVM_EXIT_IOIO: |
3209 | vmexit = nested_svm_intercept_ioio(svm); | |
3210 | break; | |
4ee546b4 RJ |
3211 | case SVM_EXIT_READ_CR0 ... SVM_EXIT_WRITE_CR8: { |
3212 | u32 bit = 1U << (exit_code - SVM_EXIT_READ_CR0); | |
3213 | if (svm->nested.intercept_cr & bit) | |
410e4d57 | 3214 | vmexit = NESTED_EXIT_DONE; |
cf74a78b AG |
3215 | break; |
3216 | } | |
3aed041a JR |
3217 | case SVM_EXIT_READ_DR0 ... SVM_EXIT_WRITE_DR7: { |
3218 | u32 bit = 1U << (exit_code - SVM_EXIT_READ_DR0); | |
3219 | if (svm->nested.intercept_dr & bit) | |
410e4d57 | 3220 | vmexit = NESTED_EXIT_DONE; |
cf74a78b AG |
3221 | break; |
3222 | } | |
3223 | case SVM_EXIT_EXCP_BASE ... SVM_EXIT_EXCP_BASE + 0x1f: { | |
3224 | u32 excp_bits = 1 << (exit_code - SVM_EXIT_EXCP_BASE); | |
ab2f4d73 LP |
3225 | if (svm->nested.intercept_exceptions & excp_bits) { |
3226 | if (exit_code == SVM_EXIT_EXCP_BASE + DB_VECTOR) | |
3227 | vmexit = nested_svm_intercept_db(svm); | |
3228 | else | |
3229 | vmexit = NESTED_EXIT_DONE; | |
3230 | } | |
631bc487 GN |
3231 | /* async page fault always cause vmexit */ |
3232 | else if ((exit_code == SVM_EXIT_EXCP_BASE + PF_VECTOR) && | |
adfe20fb | 3233 | svm->vcpu.arch.exception.nested_apf != 0) |
631bc487 | 3234 | vmexit = NESTED_EXIT_DONE; |
cf74a78b AG |
3235 | break; |
3236 | } | |
228070b1 JR |
3237 | case SVM_EXIT_ERR: { |
3238 | vmexit = NESTED_EXIT_DONE; | |
3239 | break; | |
3240 | } | |
cf74a78b AG |
3241 | default: { |
3242 | u64 exit_bits = 1ULL << (exit_code - SVM_EXIT_INTR); | |
aad42c64 | 3243 | if (svm->nested.intercept & exit_bits) |
410e4d57 | 3244 | vmexit = NESTED_EXIT_DONE; |
cf74a78b AG |
3245 | } |
3246 | } | |
3247 | ||
b8e88bc8 JR |
3248 | return vmexit; |
3249 | } | |
3250 | ||
3251 | static int nested_svm_exit_handled(struct vcpu_svm *svm) | |
3252 | { | |
3253 | int vmexit; | |
3254 | ||
3255 | vmexit = nested_svm_intercept(svm); | |
3256 | ||
3257 | if (vmexit == NESTED_EXIT_DONE) | |
9c4e40b9 | 3258 | nested_svm_vmexit(svm); |
9c4e40b9 JR |
3259 | |
3260 | return vmexit; | |
cf74a78b AG |
3261 | } |
3262 | ||
0460a979 JR |
3263 | static inline void copy_vmcb_control_area(struct vmcb *dst_vmcb, struct vmcb *from_vmcb) |
3264 | { | |
3265 | struct vmcb_control_area *dst = &dst_vmcb->control; | |
3266 | struct vmcb_control_area *from = &from_vmcb->control; | |
3267 | ||
4ee546b4 | 3268 | dst->intercept_cr = from->intercept_cr; |
3aed041a | 3269 | dst->intercept_dr = from->intercept_dr; |
0460a979 JR |
3270 | dst->intercept_exceptions = from->intercept_exceptions; |
3271 | dst->intercept = from->intercept; | |
3272 | dst->iopm_base_pa = from->iopm_base_pa; | |
3273 | dst->msrpm_base_pa = from->msrpm_base_pa; | |
3274 | dst->tsc_offset = from->tsc_offset; | |
3275 | dst->asid = from->asid; | |
3276 | dst->tlb_ctl = from->tlb_ctl; | |
3277 | dst->int_ctl = from->int_ctl; | |
3278 | dst->int_vector = from->int_vector; | |
3279 | dst->int_state = from->int_state; | |
3280 | dst->exit_code = from->exit_code; | |
3281 | dst->exit_code_hi = from->exit_code_hi; | |
3282 | dst->exit_info_1 = from->exit_info_1; | |
3283 | dst->exit_info_2 = from->exit_info_2; | |
3284 | dst->exit_int_info = from->exit_int_info; | |
3285 | dst->exit_int_info_err = from->exit_int_info_err; | |
3286 | dst->nested_ctl = from->nested_ctl; | |
3287 | dst->event_inj = from->event_inj; | |
3288 | dst->event_inj_err = from->event_inj_err; | |
3289 | dst->nested_cr3 = from->nested_cr3; | |
0dc92119 | 3290 | dst->virt_ext = from->virt_ext; |
e081354d TW |
3291 | dst->pause_filter_count = from->pause_filter_count; |
3292 | dst->pause_filter_thresh = from->pause_filter_thresh; | |
0460a979 JR |
3293 | } |
3294 | ||
34f80cfa | 3295 | static int nested_svm_vmexit(struct vcpu_svm *svm) |
cf74a78b | 3296 | { |
8c5fbf1a | 3297 | int rc; |
34f80cfa | 3298 | struct vmcb *nested_vmcb; |
e6aa9abd | 3299 | struct vmcb *hsave = svm->nested.hsave; |
33740e40 | 3300 | struct vmcb *vmcb = svm->vmcb; |
8c5fbf1a | 3301 | struct kvm_host_map map; |
cf74a78b | 3302 | |
17897f36 JR |
3303 | trace_kvm_nested_vmexit_inject(vmcb->control.exit_code, |
3304 | vmcb->control.exit_info_1, | |
3305 | vmcb->control.exit_info_2, | |
3306 | vmcb->control.exit_int_info, | |
e097e5ff SH |
3307 | vmcb->control.exit_int_info_err, |
3308 | KVM_ISA_SVM); | |
17897f36 | 3309 | |
8f38302c | 3310 | rc = kvm_vcpu_map(&svm->vcpu, gpa_to_gfn(svm->nested.vmcb), &map); |
8c5fbf1a KA |
3311 | if (rc) { |
3312 | if (rc == -EINVAL) | |
3313 | kvm_inject_gp(&svm->vcpu, 0); | |
34f80cfa | 3314 | return 1; |
8c5fbf1a KA |
3315 | } |
3316 | ||
3317 | nested_vmcb = map.hva; | |
34f80cfa | 3318 | |
2030753d JR |
3319 | /* Exit Guest-Mode */ |
3320 | leave_guest_mode(&svm->vcpu); | |
06fc7772 JR |
3321 | svm->nested.vmcb = 0; |
3322 | ||
cf74a78b | 3323 | /* Give the current vmcb to the guest */ |
33740e40 JR |
3324 | disable_gif(svm); |
3325 | ||
3326 | nested_vmcb->save.es = vmcb->save.es; | |
3327 | nested_vmcb->save.cs = vmcb->save.cs; | |
3328 | nested_vmcb->save.ss = vmcb->save.ss; | |
3329 | nested_vmcb->save.ds = vmcb->save.ds; | |
3330 | nested_vmcb->save.gdtr = vmcb->save.gdtr; | |
3331 | nested_vmcb->save.idtr = vmcb->save.idtr; | |
3f6a9d16 | 3332 | nested_vmcb->save.efer = svm->vcpu.arch.efer; |
cdbbdc12 | 3333 | nested_vmcb->save.cr0 = kvm_read_cr0(&svm->vcpu); |
9f8fe504 | 3334 | nested_vmcb->save.cr3 = kvm_read_cr3(&svm->vcpu); |
33740e40 | 3335 | nested_vmcb->save.cr2 = vmcb->save.cr2; |
cdbbdc12 | 3336 | nested_vmcb->save.cr4 = svm->vcpu.arch.cr4; |
f6e78475 | 3337 | nested_vmcb->save.rflags = kvm_get_rflags(&svm->vcpu); |
33740e40 JR |
3338 | nested_vmcb->save.rip = vmcb->save.rip; |
3339 | nested_vmcb->save.rsp = vmcb->save.rsp; | |
3340 | nested_vmcb->save.rax = vmcb->save.rax; | |
3341 | nested_vmcb->save.dr7 = vmcb->save.dr7; | |
3342 | nested_vmcb->save.dr6 = vmcb->save.dr6; | |
3343 | nested_vmcb->save.cpl = vmcb->save.cpl; | |
3344 | ||
3345 | nested_vmcb->control.int_ctl = vmcb->control.int_ctl; | |
3346 | nested_vmcb->control.int_vector = vmcb->control.int_vector; | |
3347 | nested_vmcb->control.int_state = vmcb->control.int_state; | |
3348 | nested_vmcb->control.exit_code = vmcb->control.exit_code; | |
3349 | nested_vmcb->control.exit_code_hi = vmcb->control.exit_code_hi; | |
3350 | nested_vmcb->control.exit_info_1 = vmcb->control.exit_info_1; | |
3351 | nested_vmcb->control.exit_info_2 = vmcb->control.exit_info_2; | |
3352 | nested_vmcb->control.exit_int_info = vmcb->control.exit_int_info; | |
3353 | nested_vmcb->control.exit_int_info_err = vmcb->control.exit_int_info_err; | |
6092d3d3 JR |
3354 | |
3355 | if (svm->nrips_enabled) | |
3356 | nested_vmcb->control.next_rip = vmcb->control.next_rip; | |
8d23c466 AG |
3357 | |
3358 | /* | |
3359 | * If we emulate a VMRUN/#VMEXIT in the same host #vmexit cycle we have | |
3360 | * to make sure that we do not lose injected events. So check event_inj | |
3361 | * here and copy it to exit_int_info if it is valid. | |
3362 | * Exit_int_info and event_inj can't be both valid because the case | |
3363 | * below only happens on a VMRUN instruction intercept which has | |
3364 | * no valid exit_int_info set. | |
3365 | */ | |
3366 | if (vmcb->control.event_inj & SVM_EVTINJ_VALID) { | |
3367 | struct vmcb_control_area *nc = &nested_vmcb->control; | |
3368 | ||
3369 | nc->exit_int_info = vmcb->control.event_inj; | |
3370 | nc->exit_int_info_err = vmcb->control.event_inj_err; | |
3371 | } | |
3372 | ||
33740e40 JR |
3373 | nested_vmcb->control.tlb_ctl = 0; |
3374 | nested_vmcb->control.event_inj = 0; | |
3375 | nested_vmcb->control.event_inj_err = 0; | |
cf74a78b | 3376 | |
e081354d TW |
3377 | nested_vmcb->control.pause_filter_count = |
3378 | svm->vmcb->control.pause_filter_count; | |
3379 | nested_vmcb->control.pause_filter_thresh = | |
3380 | svm->vmcb->control.pause_filter_thresh; | |
3381 | ||
cf74a78b AG |
3382 | /* We always set V_INTR_MASKING and remember the old value in hflags */ |
3383 | if (!(svm->vcpu.arch.hflags & HF_VINTR_MASK)) | |
3384 | nested_vmcb->control.int_ctl &= ~V_INTR_MASKING_MASK; | |
3385 | ||
cf74a78b | 3386 | /* Restore the original control entries */ |
0460a979 | 3387 | copy_vmcb_control_area(vmcb, hsave); |
cf74a78b | 3388 | |
e79f245d | 3389 | svm->vcpu.arch.tsc_offset = svm->vmcb->control.tsc_offset; |
219b65dc AG |
3390 | kvm_clear_exception_queue(&svm->vcpu); |
3391 | kvm_clear_interrupt_queue(&svm->vcpu); | |
cf74a78b | 3392 | |
4b16184c JR |
3393 | svm->nested.nested_cr3 = 0; |
3394 | ||
cf74a78b AG |
3395 | /* Restore selected save entries */ |
3396 | svm->vmcb->save.es = hsave->save.es; | |
3397 | svm->vmcb->save.cs = hsave->save.cs; | |
3398 | svm->vmcb->save.ss = hsave->save.ss; | |
3399 | svm->vmcb->save.ds = hsave->save.ds; | |
3400 | svm->vmcb->save.gdtr = hsave->save.gdtr; | |
3401 | svm->vmcb->save.idtr = hsave->save.idtr; | |
f6e78475 | 3402 | kvm_set_rflags(&svm->vcpu, hsave->save.rflags); |
cf74a78b AG |
3403 | svm_set_efer(&svm->vcpu, hsave->save.efer); |
3404 | svm_set_cr0(&svm->vcpu, hsave->save.cr0 | X86_CR0_PE); | |
3405 | svm_set_cr4(&svm->vcpu, hsave->save.cr4); | |
3406 | if (npt_enabled) { | |
3407 | svm->vmcb->save.cr3 = hsave->save.cr3; | |
3408 | svm->vcpu.arch.cr3 = hsave->save.cr3; | |
3409 | } else { | |
2390218b | 3410 | (void)kvm_set_cr3(&svm->vcpu, hsave->save.cr3); |
cf74a78b | 3411 | } |
de3cd117 | 3412 | kvm_rax_write(&svm->vcpu, hsave->save.rax); |
e9c16c78 PB |
3413 | kvm_rsp_write(&svm->vcpu, hsave->save.rsp); |
3414 | kvm_rip_write(&svm->vcpu, hsave->save.rip); | |
cf74a78b AG |
3415 | svm->vmcb->save.dr7 = 0; |
3416 | svm->vmcb->save.cpl = 0; | |
3417 | svm->vmcb->control.exit_int_info = 0; | |
3418 | ||
8d28fec4 RJ |
3419 | mark_all_dirty(svm->vmcb); |
3420 | ||
8c5fbf1a | 3421 | kvm_vcpu_unmap(&svm->vcpu, &map, true); |
cf74a78b | 3422 | |
4b16184c | 3423 | nested_svm_uninit_mmu_context(&svm->vcpu); |
cf74a78b AG |
3424 | kvm_mmu_reset_context(&svm->vcpu); |
3425 | kvm_mmu_load(&svm->vcpu); | |
3426 | ||
619ad846 VK |
3427 | /* |
3428 | * Drop what we picked up for L2 via svm_complete_interrupts() so it | |
3429 | * doesn't end up in L1. | |
3430 | */ | |
3431 | svm->vcpu.arch.nmi_injected = false; | |
3432 | kvm_clear_exception_queue(&svm->vcpu); | |
3433 | kvm_clear_interrupt_queue(&svm->vcpu); | |
3434 | ||
cf74a78b AG |
3435 | return 0; |
3436 | } | |
3d6368ef | 3437 | |
9738b2c9 | 3438 | static bool nested_svm_vmrun_msrpm(struct vcpu_svm *svm) |
3d6368ef | 3439 | { |
323c3d80 JR |
3440 | /* |
3441 | * This function merges the msr permission bitmaps of kvm and the | |
c5ec2e56 | 3442 | * nested vmcb. It is optimized in that it only merges the parts where |
323c3d80 JR |
3443 | * the kvm msr permission bitmap may contain zero bits |
3444 | */ | |
3d6368ef | 3445 | int i; |
9738b2c9 | 3446 | |
323c3d80 JR |
3447 | if (!(svm->nested.intercept & (1ULL << INTERCEPT_MSR_PROT))) |
3448 | return true; | |
9738b2c9 | 3449 | |
323c3d80 JR |
3450 | for (i = 0; i < MSRPM_OFFSETS; i++) { |
3451 | u32 value, p; | |
3452 | u64 offset; | |
9738b2c9 | 3453 | |
323c3d80 JR |
3454 | if (msrpm_offsets[i] == 0xffffffff) |
3455 | break; | |
3d6368ef | 3456 | |
0d6b3537 JR |
3457 | p = msrpm_offsets[i]; |
3458 | offset = svm->nested.vmcb_msrpm + (p * 4); | |
323c3d80 | 3459 | |
54bf36aa | 3460 | if (kvm_vcpu_read_guest(&svm->vcpu, offset, &value, 4)) |
323c3d80 JR |
3461 | return false; |
3462 | ||
3463 | svm->nested.msrpm[p] = svm->msrpm[p] | value; | |
3464 | } | |
3d6368ef | 3465 | |
d0ec49d4 | 3466 | svm->vmcb->control.msrpm_base_pa = __sme_set(__pa(svm->nested.msrpm)); |
9738b2c9 JR |
3467 | |
3468 | return true; | |
3d6368ef AG |
3469 | } |
3470 | ||
52c65a30 JR |
3471 | static bool nested_vmcb_checks(struct vmcb *vmcb) |
3472 | { | |
3473 | if ((vmcb->control.intercept & (1ULL << INTERCEPT_VMRUN)) == 0) | |
3474 | return false; | |
3475 | ||
dbe77584 JR |
3476 | if (vmcb->control.asid == 0) |
3477 | return false; | |
3478 | ||
cea3a19b TL |
3479 | if ((vmcb->control.nested_ctl & SVM_NESTED_CTL_NP_ENABLE) && |
3480 | !npt_enabled) | |
4b16184c JR |
3481 | return false; |
3482 | ||
52c65a30 JR |
3483 | return true; |
3484 | } | |
3485 | ||
c2634065 | 3486 | static void enter_svm_guest_mode(struct vcpu_svm *svm, u64 vmcb_gpa, |
8c5fbf1a | 3487 | struct vmcb *nested_vmcb, struct kvm_host_map *map) |
3d6368ef | 3488 | { |
f6e78475 | 3489 | if (kvm_get_rflags(&svm->vcpu) & X86_EFLAGS_IF) |
3d6368ef AG |
3490 | svm->vcpu.arch.hflags |= HF_HIF_MASK; |
3491 | else | |
3492 | svm->vcpu.arch.hflags &= ~HF_HIF_MASK; | |
3493 | ||
cea3a19b | 3494 | if (nested_vmcb->control.nested_ctl & SVM_NESTED_CTL_NP_ENABLE) { |
4b16184c JR |
3495 | svm->nested.nested_cr3 = nested_vmcb->control.nested_cr3; |
3496 | nested_svm_init_mmu_context(&svm->vcpu); | |
3497 | } | |
3498 | ||
3d6368ef AG |
3499 | /* Load the nested guest state */ |
3500 | svm->vmcb->save.es = nested_vmcb->save.es; | |
3501 | svm->vmcb->save.cs = nested_vmcb->save.cs; | |
3502 | svm->vmcb->save.ss = nested_vmcb->save.ss; | |
3503 | svm->vmcb->save.ds = nested_vmcb->save.ds; | |
3504 | svm->vmcb->save.gdtr = nested_vmcb->save.gdtr; | |
3505 | svm->vmcb->save.idtr = nested_vmcb->save.idtr; | |
f6e78475 | 3506 | kvm_set_rflags(&svm->vcpu, nested_vmcb->save.rflags); |
3d6368ef AG |
3507 | svm_set_efer(&svm->vcpu, nested_vmcb->save.efer); |
3508 | svm_set_cr0(&svm->vcpu, nested_vmcb->save.cr0); | |
3509 | svm_set_cr4(&svm->vcpu, nested_vmcb->save.cr4); | |
3510 | if (npt_enabled) { | |
3511 | svm->vmcb->save.cr3 = nested_vmcb->save.cr3; | |
3512 | svm->vcpu.arch.cr3 = nested_vmcb->save.cr3; | |
0e5cbe36 | 3513 | } else |
2390218b | 3514 | (void)kvm_set_cr3(&svm->vcpu, nested_vmcb->save.cr3); |
0e5cbe36 JR |
3515 | |
3516 | /* Guest paging mode is active - reset mmu */ | |
3517 | kvm_mmu_reset_context(&svm->vcpu); | |
3518 | ||
defbba56 | 3519 | svm->vmcb->save.cr2 = svm->vcpu.arch.cr2 = nested_vmcb->save.cr2; |
de3cd117 | 3520 | kvm_rax_write(&svm->vcpu, nested_vmcb->save.rax); |
e9c16c78 PB |
3521 | kvm_rsp_write(&svm->vcpu, nested_vmcb->save.rsp); |
3522 | kvm_rip_write(&svm->vcpu, nested_vmcb->save.rip); | |
e0231715 | 3523 | |
3d6368ef AG |
3524 | /* In case we don't even reach vcpu_run, the fields are not updated */ |
3525 | svm->vmcb->save.rax = nested_vmcb->save.rax; | |
3526 | svm->vmcb->save.rsp = nested_vmcb->save.rsp; | |
3527 | svm->vmcb->save.rip = nested_vmcb->save.rip; | |
3528 | svm->vmcb->save.dr7 = nested_vmcb->save.dr7; | |
3529 | svm->vmcb->save.dr6 = nested_vmcb->save.dr6; | |
3530 | svm->vmcb->save.cpl = nested_vmcb->save.cpl; | |
3531 | ||
f7138538 | 3532 | svm->nested.vmcb_msrpm = nested_vmcb->control.msrpm_base_pa & ~0x0fffULL; |
ce2ac085 | 3533 | svm->nested.vmcb_iopm = nested_vmcb->control.iopm_base_pa & ~0x0fffULL; |
3d6368ef | 3534 | |
aad42c64 | 3535 | /* cache intercepts */ |
4ee546b4 | 3536 | svm->nested.intercept_cr = nested_vmcb->control.intercept_cr; |
3aed041a | 3537 | svm->nested.intercept_dr = nested_vmcb->control.intercept_dr; |
aad42c64 JR |
3538 | svm->nested.intercept_exceptions = nested_vmcb->control.intercept_exceptions; |
3539 | svm->nested.intercept = nested_vmcb->control.intercept; | |
3540 | ||
c2ba05cc | 3541 | svm_flush_tlb(&svm->vcpu, true); |
3d6368ef | 3542 | svm->vmcb->control.int_ctl = nested_vmcb->control.int_ctl | V_INTR_MASKING_MASK; |
3d6368ef AG |
3543 | if (nested_vmcb->control.int_ctl & V_INTR_MASKING_MASK) |
3544 | svm->vcpu.arch.hflags |= HF_VINTR_MASK; | |
3545 | else | |
3546 | svm->vcpu.arch.hflags &= ~HF_VINTR_MASK; | |
3547 | ||
88ab24ad JR |
3548 | if (svm->vcpu.arch.hflags & HF_VINTR_MASK) { |
3549 | /* We only want the cr8 intercept bits of the guest */ | |
4ee546b4 RJ |
3550 | clr_cr_intercept(svm, INTERCEPT_CR8_READ); |
3551 | clr_cr_intercept(svm, INTERCEPT_CR8_WRITE); | |
88ab24ad JR |
3552 | } |
3553 | ||
0d945bd9 | 3554 | /* We don't want to see VMMCALLs from a nested guest */ |
8a05a1b8 | 3555 | clr_intercept(svm, INTERCEPT_VMMCALL); |
0d945bd9 | 3556 | |
e79f245d KA |
3557 | svm->vcpu.arch.tsc_offset += nested_vmcb->control.tsc_offset; |
3558 | svm->vmcb->control.tsc_offset = svm->vcpu.arch.tsc_offset; | |
3559 | ||
0dc92119 | 3560 | svm->vmcb->control.virt_ext = nested_vmcb->control.virt_ext; |
3d6368ef AG |
3561 | svm->vmcb->control.int_vector = nested_vmcb->control.int_vector; |
3562 | svm->vmcb->control.int_state = nested_vmcb->control.int_state; | |
3d6368ef AG |
3563 | svm->vmcb->control.event_inj = nested_vmcb->control.event_inj; |
3564 | svm->vmcb->control.event_inj_err = nested_vmcb->control.event_inj_err; | |
3565 | ||
e081354d TW |
3566 | svm->vmcb->control.pause_filter_count = |
3567 | nested_vmcb->control.pause_filter_count; | |
3568 | svm->vmcb->control.pause_filter_thresh = | |
3569 | nested_vmcb->control.pause_filter_thresh; | |
3570 | ||
8c5fbf1a | 3571 | kvm_vcpu_unmap(&svm->vcpu, map, true); |
9738b2c9 | 3572 | |
2030753d JR |
3573 | /* Enter Guest-Mode */ |
3574 | enter_guest_mode(&svm->vcpu); | |
3575 | ||
384c6368 JR |
3576 | /* |
3577 | * Merge guest and host intercepts - must be called with vcpu in | |
3578 | * guest-mode to take affect here | |
3579 | */ | |
3580 | recalc_intercepts(svm); | |
3581 | ||
06fc7772 | 3582 | svm->nested.vmcb = vmcb_gpa; |
9738b2c9 | 3583 | |
2af9194d | 3584 | enable_gif(svm); |
3d6368ef | 3585 | |
8d28fec4 | 3586 | mark_all_dirty(svm->vmcb); |
c2634065 LP |
3587 | } |
3588 | ||
e7134c1b | 3589 | static int nested_svm_vmrun(struct vcpu_svm *svm) |
c2634065 | 3590 | { |
c8e16b78 | 3591 | int ret; |
c2634065 LP |
3592 | struct vmcb *nested_vmcb; |
3593 | struct vmcb *hsave = svm->nested.hsave; | |
3594 | struct vmcb *vmcb = svm->vmcb; | |
8c5fbf1a | 3595 | struct kvm_host_map map; |
c2634065 LP |
3596 | u64 vmcb_gpa; |
3597 | ||
3598 | vmcb_gpa = svm->vmcb->save.rax; | |
3599 | ||
c8e16b78 VK |
3600 | ret = kvm_vcpu_map(&svm->vcpu, gpa_to_gfn(vmcb_gpa), &map); |
3601 | if (ret == EINVAL) { | |
3602 | kvm_inject_gp(&svm->vcpu, 0); | |
e7134c1b | 3603 | return 1; |
c8e16b78 VK |
3604 | } else if (ret) { |
3605 | return kvm_skip_emulated_instruction(&svm->vcpu); | |
8c5fbf1a KA |
3606 | } |
3607 | ||
c8e16b78 VK |
3608 | ret = kvm_skip_emulated_instruction(&svm->vcpu); |
3609 | ||
8c5fbf1a | 3610 | nested_vmcb = map.hva; |
c2634065 LP |
3611 | |
3612 | if (!nested_vmcb_checks(nested_vmcb)) { | |
3613 | nested_vmcb->control.exit_code = SVM_EXIT_ERR; | |
3614 | nested_vmcb->control.exit_code_hi = 0; | |
3615 | nested_vmcb->control.exit_info_1 = 0; | |
3616 | nested_vmcb->control.exit_info_2 = 0; | |
3617 | ||
8c5fbf1a | 3618 | kvm_vcpu_unmap(&svm->vcpu, &map, true); |
c2634065 | 3619 | |
c8e16b78 | 3620 | return ret; |
c2634065 LP |
3621 | } |
3622 | ||
3623 | trace_kvm_nested_vmrun(svm->vmcb->save.rip, vmcb_gpa, | |
3624 | nested_vmcb->save.rip, | |
3625 | nested_vmcb->control.int_ctl, | |
3626 | nested_vmcb->control.event_inj, | |
3627 | nested_vmcb->control.nested_ctl); | |
3628 | ||
3629 | trace_kvm_nested_intercepts(nested_vmcb->control.intercept_cr & 0xffff, | |
3630 | nested_vmcb->control.intercept_cr >> 16, | |
3631 | nested_vmcb->control.intercept_exceptions, | |
3632 | nested_vmcb->control.intercept); | |
3633 | ||
3634 | /* Clear internal status */ | |
3635 | kvm_clear_exception_queue(&svm->vcpu); | |
3636 | kvm_clear_interrupt_queue(&svm->vcpu); | |
3637 | ||
3638 | /* | |
3639 | * Save the old vmcb, so we don't need to pick what we save, but can | |
3640 | * restore everything when a VMEXIT occurs | |
3641 | */ | |
3642 | hsave->save.es = vmcb->save.es; | |
3643 | hsave->save.cs = vmcb->save.cs; | |
3644 | hsave->save.ss = vmcb->save.ss; | |
3645 | hsave->save.ds = vmcb->save.ds; | |
3646 | hsave->save.gdtr = vmcb->save.gdtr; | |
3647 | hsave->save.idtr = vmcb->save.idtr; | |
3648 | hsave->save.efer = svm->vcpu.arch.efer; | |
3649 | hsave->save.cr0 = kvm_read_cr0(&svm->vcpu); | |
3650 | hsave->save.cr4 = svm->vcpu.arch.cr4; | |
3651 | hsave->save.rflags = kvm_get_rflags(&svm->vcpu); | |
3652 | hsave->save.rip = kvm_rip_read(&svm->vcpu); | |
3653 | hsave->save.rsp = vmcb->save.rsp; | |
3654 | hsave->save.rax = vmcb->save.rax; | |
3655 | if (npt_enabled) | |
3656 | hsave->save.cr3 = vmcb->save.cr3; | |
3657 | else | |
3658 | hsave->save.cr3 = kvm_read_cr3(&svm->vcpu); | |
3659 | ||
3660 | copy_vmcb_control_area(hsave, vmcb); | |
3661 | ||
8c5fbf1a | 3662 | enter_svm_guest_mode(svm, vmcb_gpa, nested_vmcb, &map); |
8d28fec4 | 3663 | |
e7134c1b VK |
3664 | if (!nested_svm_vmrun_msrpm(svm)) { |
3665 | svm->vmcb->control.exit_code = SVM_EXIT_ERR; | |
3666 | svm->vmcb->control.exit_code_hi = 0; | |
3667 | svm->vmcb->control.exit_info_1 = 0; | |
3668 | svm->vmcb->control.exit_info_2 = 0; | |
3669 | ||
3670 | nested_svm_vmexit(svm); | |
3671 | } | |
3672 | ||
c8e16b78 | 3673 | return ret; |
3d6368ef AG |
3674 | } |
3675 | ||
9966bf68 | 3676 | static void nested_svm_vmloadsave(struct vmcb *from_vmcb, struct vmcb *to_vmcb) |
5542675b AG |
3677 | { |
3678 | to_vmcb->save.fs = from_vmcb->save.fs; | |
3679 | to_vmcb->save.gs = from_vmcb->save.gs; | |
3680 | to_vmcb->save.tr = from_vmcb->save.tr; | |
3681 | to_vmcb->save.ldtr = from_vmcb->save.ldtr; | |
3682 | to_vmcb->save.kernel_gs_base = from_vmcb->save.kernel_gs_base; | |
3683 | to_vmcb->save.star = from_vmcb->save.star; | |
3684 | to_vmcb->save.lstar = from_vmcb->save.lstar; | |
3685 | to_vmcb->save.cstar = from_vmcb->save.cstar; | |
3686 | to_vmcb->save.sfmask = from_vmcb->save.sfmask; | |
3687 | to_vmcb->save.sysenter_cs = from_vmcb->save.sysenter_cs; | |
3688 | to_vmcb->save.sysenter_esp = from_vmcb->save.sysenter_esp; | |
3689 | to_vmcb->save.sysenter_eip = from_vmcb->save.sysenter_eip; | |
5542675b AG |
3690 | } |
3691 | ||
851ba692 | 3692 | static int vmload_interception(struct vcpu_svm *svm) |
5542675b | 3693 | { |
9966bf68 | 3694 | struct vmcb *nested_vmcb; |
8c5fbf1a | 3695 | struct kvm_host_map map; |
b742c1e6 | 3696 | int ret; |
9966bf68 | 3697 | |
5542675b AG |
3698 | if (nested_svm_check_permissions(svm)) |
3699 | return 1; | |
3700 | ||
8c5fbf1a KA |
3701 | ret = kvm_vcpu_map(&svm->vcpu, gpa_to_gfn(svm->vmcb->save.rax), &map); |
3702 | if (ret) { | |
3703 | if (ret == -EINVAL) | |
3704 | kvm_inject_gp(&svm->vcpu, 0); | |
9966bf68 | 3705 | return 1; |
8c5fbf1a KA |
3706 | } |
3707 | ||
3708 | nested_vmcb = map.hva; | |
9966bf68 | 3709 | |
b742c1e6 | 3710 | ret = kvm_skip_emulated_instruction(&svm->vcpu); |
e3e9ed3d | 3711 | |
9966bf68 | 3712 | nested_svm_vmloadsave(nested_vmcb, svm->vmcb); |
8c5fbf1a | 3713 | kvm_vcpu_unmap(&svm->vcpu, &map, true); |
5542675b | 3714 | |
b742c1e6 | 3715 | return ret; |
5542675b AG |
3716 | } |
3717 | ||
851ba692 | 3718 | static int vmsave_interception(struct vcpu_svm *svm) |
5542675b | 3719 | { |
9966bf68 | 3720 | struct vmcb *nested_vmcb; |
8c5fbf1a | 3721 | struct kvm_host_map map; |
b742c1e6 | 3722 | int ret; |
9966bf68 | 3723 | |
5542675b AG |
3724 | if (nested_svm_check_permissions(svm)) |
3725 | return 1; | |
3726 | ||
8c5fbf1a KA |
3727 | ret = kvm_vcpu_map(&svm->vcpu, gpa_to_gfn(svm->vmcb->save.rax), &map); |
3728 | if (ret) { | |
3729 | if (ret == -EINVAL) | |
3730 | kvm_inject_gp(&svm->vcpu, 0); | |
9966bf68 | 3731 | return 1; |
8c5fbf1a KA |
3732 | } |
3733 | ||
3734 | nested_vmcb = map.hva; | |
9966bf68 | 3735 | |
b742c1e6 | 3736 | ret = kvm_skip_emulated_instruction(&svm->vcpu); |
e3e9ed3d | 3737 | |
9966bf68 | 3738 | nested_svm_vmloadsave(svm->vmcb, nested_vmcb); |
8c5fbf1a | 3739 | kvm_vcpu_unmap(&svm->vcpu, &map, true); |
5542675b | 3740 | |
b742c1e6 | 3741 | return ret; |
5542675b AG |
3742 | } |
3743 | ||
851ba692 | 3744 | static int vmrun_interception(struct vcpu_svm *svm) |
3d6368ef | 3745 | { |
3d6368ef AG |
3746 | if (nested_svm_check_permissions(svm)) |
3747 | return 1; | |
3748 | ||
e7134c1b | 3749 | return nested_svm_vmrun(svm); |
3d6368ef AG |
3750 | } |
3751 | ||
851ba692 | 3752 | static int stgi_interception(struct vcpu_svm *svm) |
1371d904 | 3753 | { |
b742c1e6 LP |
3754 | int ret; |
3755 | ||
1371d904 AG |
3756 | if (nested_svm_check_permissions(svm)) |
3757 | return 1; | |
3758 | ||
640bd6e5 JN |
3759 | /* |
3760 | * If VGIF is enabled, the STGI intercept is only added to | |
cc3d967f | 3761 | * detect the opening of the SMI/NMI window; remove it now. |
640bd6e5 JN |
3762 | */ |
3763 | if (vgif_enabled(svm)) | |
3764 | clr_intercept(svm, INTERCEPT_STGI); | |
3765 | ||
b742c1e6 | 3766 | ret = kvm_skip_emulated_instruction(&svm->vcpu); |
3842d135 | 3767 | kvm_make_request(KVM_REQ_EVENT, &svm->vcpu); |
1371d904 | 3768 | |
2af9194d | 3769 | enable_gif(svm); |
1371d904 | 3770 | |
b742c1e6 | 3771 | return ret; |
1371d904 AG |
3772 | } |
3773 | ||
851ba692 | 3774 | static int clgi_interception(struct vcpu_svm *svm) |
1371d904 | 3775 | { |
b742c1e6 LP |
3776 | int ret; |
3777 | ||
1371d904 AG |
3778 | if (nested_svm_check_permissions(svm)) |
3779 | return 1; | |
3780 | ||
b742c1e6 | 3781 | ret = kvm_skip_emulated_instruction(&svm->vcpu); |
1371d904 | 3782 | |
2af9194d | 3783 | disable_gif(svm); |
1371d904 AG |
3784 | |
3785 | /* After a CLGI no interrupts should come */ | |
340d3bc3 SS |
3786 | if (!kvm_vcpu_apicv_active(&svm->vcpu)) { |
3787 | svm_clear_vintr(svm); | |
3788 | svm->vmcb->control.int_ctl &= ~V_IRQ_MASK; | |
3789 | mark_dirty(svm->vmcb, VMCB_INTR); | |
3790 | } | |
decdbf6a | 3791 | |
b742c1e6 | 3792 | return ret; |
1371d904 AG |
3793 | } |
3794 | ||
851ba692 | 3795 | static int invlpga_interception(struct vcpu_svm *svm) |
ff092385 AG |
3796 | { |
3797 | struct kvm_vcpu *vcpu = &svm->vcpu; | |
ff092385 | 3798 | |
de3cd117 SC |
3799 | trace_kvm_invlpga(svm->vmcb->save.rip, kvm_rcx_read(&svm->vcpu), |
3800 | kvm_rax_read(&svm->vcpu)); | |
ec1ff790 | 3801 | |
ff092385 | 3802 | /* Let's treat INVLPGA the same as INVLPG (can be optimized!) */ |
de3cd117 | 3803 | kvm_mmu_invlpg(vcpu, kvm_rax_read(&svm->vcpu)); |
ff092385 | 3804 | |
b742c1e6 | 3805 | return kvm_skip_emulated_instruction(&svm->vcpu); |
ff092385 AG |
3806 | } |
3807 | ||
532a46b9 JR |
3808 | static int skinit_interception(struct vcpu_svm *svm) |
3809 | { | |
de3cd117 | 3810 | trace_kvm_skinit(svm->vmcb->save.rip, kvm_rax_read(&svm->vcpu)); |
532a46b9 JR |
3811 | |
3812 | kvm_queue_exception(&svm->vcpu, UD_VECTOR); | |
3813 | return 1; | |
3814 | } | |
3815 | ||
dab429a7 DK |
3816 | static int wbinvd_interception(struct vcpu_svm *svm) |
3817 | { | |
6affcbed | 3818 | return kvm_emulate_wbinvd(&svm->vcpu); |
dab429a7 DK |
3819 | } |
3820 | ||
81dd35d4 JR |
3821 | static int xsetbv_interception(struct vcpu_svm *svm) |
3822 | { | |
3823 | u64 new_bv = kvm_read_edx_eax(&svm->vcpu); | |
de3cd117 | 3824 | u32 index = kvm_rcx_read(&svm->vcpu); |
81dd35d4 JR |
3825 | |
3826 | if (kvm_set_xcr(&svm->vcpu, index, new_bv) == 0) { | |
b742c1e6 | 3827 | return kvm_skip_emulated_instruction(&svm->vcpu); |
81dd35d4 JR |
3828 | } |
3829 | ||
3830 | return 1; | |
3831 | } | |
3832 | ||
851ba692 | 3833 | static int task_switch_interception(struct vcpu_svm *svm) |
6aa8b732 | 3834 | { |
37817f29 | 3835 | u16 tss_selector; |
64a7ec06 GN |
3836 | int reason; |
3837 | int int_type = svm->vmcb->control.exit_int_info & | |
3838 | SVM_EXITINTINFO_TYPE_MASK; | |
8317c298 | 3839 | int int_vec = svm->vmcb->control.exit_int_info & SVM_EVTINJ_VEC_MASK; |
fe8e7f83 GN |
3840 | uint32_t type = |
3841 | svm->vmcb->control.exit_int_info & SVM_EXITINTINFO_TYPE_MASK; | |
3842 | uint32_t idt_v = | |
3843 | svm->vmcb->control.exit_int_info & SVM_EXITINTINFO_VALID; | |
e269fb21 JK |
3844 | bool has_error_code = false; |
3845 | u32 error_code = 0; | |
37817f29 IE |
3846 | |
3847 | tss_selector = (u16)svm->vmcb->control.exit_info_1; | |
64a7ec06 | 3848 | |
37817f29 IE |
3849 | if (svm->vmcb->control.exit_info_2 & |
3850 | (1ULL << SVM_EXITINFOSHIFT_TS_REASON_IRET)) | |
64a7ec06 GN |
3851 | reason = TASK_SWITCH_IRET; |
3852 | else if (svm->vmcb->control.exit_info_2 & | |
3853 | (1ULL << SVM_EXITINFOSHIFT_TS_REASON_JMP)) | |
3854 | reason = TASK_SWITCH_JMP; | |
fe8e7f83 | 3855 | else if (idt_v) |
64a7ec06 GN |
3856 | reason = TASK_SWITCH_GATE; |
3857 | else | |
3858 | reason = TASK_SWITCH_CALL; | |
3859 | ||
fe8e7f83 GN |
3860 | if (reason == TASK_SWITCH_GATE) { |
3861 | switch (type) { | |
3862 | case SVM_EXITINTINFO_TYPE_NMI: | |
3863 | svm->vcpu.arch.nmi_injected = false; | |
3864 | break; | |
3865 | case SVM_EXITINTINFO_TYPE_EXEPT: | |
e269fb21 JK |
3866 | if (svm->vmcb->control.exit_info_2 & |
3867 | (1ULL << SVM_EXITINFOSHIFT_TS_HAS_ERROR_CODE)) { | |
3868 | has_error_code = true; | |
3869 | error_code = | |
3870 | (u32)svm->vmcb->control.exit_info_2; | |
3871 | } | |
fe8e7f83 GN |
3872 | kvm_clear_exception_queue(&svm->vcpu); |
3873 | break; | |
3874 | case SVM_EXITINTINFO_TYPE_INTR: | |
3875 | kvm_clear_interrupt_queue(&svm->vcpu); | |
3876 | break; | |
3877 | default: | |
3878 | break; | |
3879 | } | |
3880 | } | |
64a7ec06 | 3881 | |
8317c298 GN |
3882 | if (reason != TASK_SWITCH_GATE || |
3883 | int_type == SVM_EXITINTINFO_TYPE_SOFT || | |
3884 | (int_type == SVM_EXITINTINFO_TYPE_EXEPT && | |
f8ea7c60 VK |
3885 | (int_vec == OF_VECTOR || int_vec == BP_VECTOR))) { |
3886 | if (skip_emulated_instruction(&svm->vcpu) != EMULATE_DONE) | |
3887 | goto fail; | |
3888 | } | |
64a7ec06 | 3889 | |
7f3d35fd KW |
3890 | if (int_type != SVM_EXITINTINFO_TYPE_SOFT) |
3891 | int_vec = -1; | |
3892 | ||
3893 | if (kvm_task_switch(&svm->vcpu, tss_selector, int_vec, reason, | |
f8ea7c60 VK |
3894 | has_error_code, error_code) == EMULATE_FAIL) |
3895 | goto fail; | |
3896 | ||
acb54517 | 3897 | return 1; |
f8ea7c60 VK |
3898 | |
3899 | fail: | |
3900 | svm->vcpu.run->exit_reason = KVM_EXIT_INTERNAL_ERROR; | |
3901 | svm->vcpu.run->internal.suberror = KVM_INTERNAL_ERROR_EMULATION; | |
3902 | svm->vcpu.run->internal.ndata = 0; | |
3903 | return 0; | |
6aa8b732 AK |
3904 | } |
3905 | ||
851ba692 | 3906 | static int cpuid_interception(struct vcpu_svm *svm) |
6aa8b732 | 3907 | { |
6a908b62 | 3908 | return kvm_emulate_cpuid(&svm->vcpu); |
6aa8b732 AK |
3909 | } |
3910 | ||
851ba692 | 3911 | static int iret_interception(struct vcpu_svm *svm) |
95ba8273 GN |
3912 | { |
3913 | ++svm->vcpu.stat.nmi_window_exits; | |
8a05a1b8 | 3914 | clr_intercept(svm, INTERCEPT_IRET); |
44c11430 | 3915 | svm->vcpu.arch.hflags |= HF_IRET_MASK; |
bd3d1ec3 | 3916 | svm->nmi_iret_rip = kvm_rip_read(&svm->vcpu); |
f303b4ce | 3917 | kvm_make_request(KVM_REQ_EVENT, &svm->vcpu); |
95ba8273 GN |
3918 | return 1; |
3919 | } | |
3920 | ||
851ba692 | 3921 | static int invlpg_interception(struct vcpu_svm *svm) |
a7052897 | 3922 | { |
df4f3108 | 3923 | if (!static_cpu_has(X86_FEATURE_DECODEASSISTS)) |
0ce97a2b | 3924 | return kvm_emulate_instruction(&svm->vcpu, 0) == EMULATE_DONE; |
df4f3108 AP |
3925 | |
3926 | kvm_mmu_invlpg(&svm->vcpu, svm->vmcb->control.exit_info_1); | |
b742c1e6 | 3927 | return kvm_skip_emulated_instruction(&svm->vcpu); |
a7052897 MT |
3928 | } |
3929 | ||
851ba692 | 3930 | static int emulate_on_interception(struct vcpu_svm *svm) |
6aa8b732 | 3931 | { |
0ce97a2b | 3932 | return kvm_emulate_instruction(&svm->vcpu, 0) == EMULATE_DONE; |
6aa8b732 AK |
3933 | } |
3934 | ||
7607b717 BS |
3935 | static int rsm_interception(struct vcpu_svm *svm) |
3936 | { | |
35be0ade SC |
3937 | return kvm_emulate_instruction_from_buffer(&svm->vcpu, |
3938 | rsm_ins_bytes, 2) == EMULATE_DONE; | |
7607b717 BS |
3939 | } |
3940 | ||
332b56e4 AK |
3941 | static int rdpmc_interception(struct vcpu_svm *svm) |
3942 | { | |
3943 | int err; | |
3944 | ||
d647eb63 | 3945 | if (!nrips) |
332b56e4 AK |
3946 | return emulate_on_interception(svm); |
3947 | ||
3948 | err = kvm_rdpmc(&svm->vcpu); | |
6affcbed | 3949 | return kvm_complete_insn_gp(&svm->vcpu, err); |
332b56e4 AK |
3950 | } |
3951 | ||
52eb5a6d XL |
3952 | static bool check_selective_cr0_intercepted(struct vcpu_svm *svm, |
3953 | unsigned long val) | |
628afd2a JR |
3954 | { |
3955 | unsigned long cr0 = svm->vcpu.arch.cr0; | |
3956 | bool ret = false; | |
3957 | u64 intercept; | |
3958 | ||
3959 | intercept = svm->nested.intercept; | |
3960 | ||
3961 | if (!is_guest_mode(&svm->vcpu) || | |
3962 | (!(intercept & (1ULL << INTERCEPT_SELECTIVE_CR0)))) | |
3963 | return false; | |
3964 | ||
3965 | cr0 &= ~SVM_CR0_SELECTIVE_MASK; | |
3966 | val &= ~SVM_CR0_SELECTIVE_MASK; | |
3967 | ||
3968 | if (cr0 ^ val) { | |
3969 | svm->vmcb->control.exit_code = SVM_EXIT_CR0_SEL_WRITE; | |
3970 | ret = (nested_svm_exit_handled(svm) == NESTED_EXIT_DONE); | |
3971 | } | |
3972 | ||
3973 | return ret; | |
3974 | } | |
3975 | ||
7ff76d58 AP |
3976 | #define CR_VALID (1ULL << 63) |
3977 | ||
3978 | static int cr_interception(struct vcpu_svm *svm) | |
3979 | { | |
3980 | int reg, cr; | |
3981 | unsigned long val; | |
3982 | int err; | |
3983 | ||
3984 | if (!static_cpu_has(X86_FEATURE_DECODEASSISTS)) | |
3985 | return emulate_on_interception(svm); | |
3986 | ||
3987 | if (unlikely((svm->vmcb->control.exit_info_1 & CR_VALID) == 0)) | |
3988 | return emulate_on_interception(svm); | |
3989 | ||
3990 | reg = svm->vmcb->control.exit_info_1 & SVM_EXITINFO_REG_MASK; | |
5e57518d DK |
3991 | if (svm->vmcb->control.exit_code == SVM_EXIT_CR0_SEL_WRITE) |
3992 | cr = SVM_EXIT_WRITE_CR0 - SVM_EXIT_READ_CR0; | |
3993 | else | |
3994 | cr = svm->vmcb->control.exit_code - SVM_EXIT_READ_CR0; | |
7ff76d58 AP |
3995 | |
3996 | err = 0; | |
3997 | if (cr >= 16) { /* mov to cr */ | |
3998 | cr -= 16; | |
3999 | val = kvm_register_read(&svm->vcpu, reg); | |
4000 | switch (cr) { | |
4001 | case 0: | |
628afd2a JR |
4002 | if (!check_selective_cr0_intercepted(svm, val)) |
4003 | err = kvm_set_cr0(&svm->vcpu, val); | |
977b2d03 JR |
4004 | else |
4005 | return 1; | |
4006 | ||
7ff76d58 AP |
4007 | break; |
4008 | case 3: | |
4009 | err = kvm_set_cr3(&svm->vcpu, val); | |
4010 | break; | |
4011 | case 4: | |
4012 | err = kvm_set_cr4(&svm->vcpu, val); | |
4013 | break; | |
4014 | case 8: | |
4015 | err = kvm_set_cr8(&svm->vcpu, val); | |
4016 | break; | |
4017 | default: | |
4018 | WARN(1, "unhandled write to CR%d", cr); | |
4019 | kvm_queue_exception(&svm->vcpu, UD_VECTOR); | |
4020 | return 1; | |
4021 | } | |
4022 | } else { /* mov from cr */ | |
4023 | switch (cr) { | |
4024 | case 0: | |
4025 | val = kvm_read_cr0(&svm->vcpu); | |
4026 | break; | |
4027 | case 2: | |
4028 | val = svm->vcpu.arch.cr2; | |
4029 | break; | |
4030 | case 3: | |
9f8fe504 | 4031 | val = kvm_read_cr3(&svm->vcpu); |
7ff76d58 AP |
4032 | break; |
4033 | case 4: | |
4034 | val = kvm_read_cr4(&svm->vcpu); | |
4035 | break; | |
4036 | case 8: | |
4037 | val = kvm_get_cr8(&svm->vcpu); | |
4038 | break; | |
4039 | default: | |
4040 | WARN(1, "unhandled read from CR%d", cr); | |
4041 | kvm_queue_exception(&svm->vcpu, UD_VECTOR); | |
4042 | return 1; | |
4043 | } | |
4044 | kvm_register_write(&svm->vcpu, reg, val); | |
4045 | } | |
6affcbed | 4046 | return kvm_complete_insn_gp(&svm->vcpu, err); |
7ff76d58 AP |
4047 | } |
4048 | ||
cae3797a AP |
4049 | static int dr_interception(struct vcpu_svm *svm) |
4050 | { | |
4051 | int reg, dr; | |
4052 | unsigned long val; | |
cae3797a | 4053 | |
facb0139 PB |
4054 | if (svm->vcpu.guest_debug == 0) { |
4055 | /* | |
4056 | * No more DR vmexits; force a reload of the debug registers | |
4057 | * and reenter on this instruction. The next vmexit will | |
4058 | * retrieve the full state of the debug registers. | |
4059 | */ | |
4060 | clr_dr_intercepts(svm); | |
4061 | svm->vcpu.arch.switch_db_regs |= KVM_DEBUGREG_WONT_EXIT; | |
4062 | return 1; | |
4063 | } | |
4064 | ||
cae3797a AP |
4065 | if (!boot_cpu_has(X86_FEATURE_DECODEASSISTS)) |
4066 | return emulate_on_interception(svm); | |
4067 | ||
4068 | reg = svm->vmcb->control.exit_info_1 & SVM_EXITINFO_REG_MASK; | |
4069 | dr = svm->vmcb->control.exit_code - SVM_EXIT_READ_DR0; | |
4070 | ||
4071 | if (dr >= 16) { /* mov to DRn */ | |
16f8a6f9 NA |
4072 | if (!kvm_require_dr(&svm->vcpu, dr - 16)) |
4073 | return 1; | |
cae3797a AP |
4074 | val = kvm_register_read(&svm->vcpu, reg); |
4075 | kvm_set_dr(&svm->vcpu, dr - 16, val); | |
4076 | } else { | |
16f8a6f9 NA |
4077 | if (!kvm_require_dr(&svm->vcpu, dr)) |
4078 | return 1; | |
4079 | kvm_get_dr(&svm->vcpu, dr, &val); | |
4080 | kvm_register_write(&svm->vcpu, reg, val); | |
cae3797a AP |
4081 | } |
4082 | ||
b742c1e6 | 4083 | return kvm_skip_emulated_instruction(&svm->vcpu); |
cae3797a AP |
4084 | } |
4085 | ||
851ba692 | 4086 | static int cr8_write_interception(struct vcpu_svm *svm) |
1d075434 | 4087 | { |
851ba692 | 4088 | struct kvm_run *kvm_run = svm->vcpu.run; |
eea1cff9 | 4089 | int r; |
851ba692 | 4090 | |
0a5fff19 GN |
4091 | u8 cr8_prev = kvm_get_cr8(&svm->vcpu); |
4092 | /* instruction emulation calls kvm_set_cr8() */ | |
7ff76d58 | 4093 | r = cr_interception(svm); |
35754c98 | 4094 | if (lapic_in_kernel(&svm->vcpu)) |
7ff76d58 | 4095 | return r; |
0a5fff19 | 4096 | if (cr8_prev <= kvm_get_cr8(&svm->vcpu)) |
7ff76d58 | 4097 | return r; |
1d075434 JR |
4098 | kvm_run->exit_reason = KVM_EXIT_SET_TPR; |
4099 | return 0; | |
4100 | } | |
4101 | ||
801e459a TL |
4102 | static int svm_get_msr_feature(struct kvm_msr_entry *msr) |
4103 | { | |
d1d93fa9 TL |
4104 | msr->data = 0; |
4105 | ||
4106 | switch (msr->index) { | |
4107 | case MSR_F10H_DECFG: | |
4108 | if (boot_cpu_has(X86_FEATURE_LFENCE_RDTSC)) | |
4109 | msr->data |= MSR_F10H_DECFG_LFENCE_SERIALIZE; | |
4110 | break; | |
4111 | default: | |
4112 | return 1; | |
4113 | } | |
4114 | ||
4115 | return 0; | |
801e459a TL |
4116 | } |
4117 | ||
609e36d3 | 4118 | static int svm_get_msr(struct kvm_vcpu *vcpu, struct msr_data *msr_info) |
6aa8b732 | 4119 | { |
a2fa3e9f GH |
4120 | struct vcpu_svm *svm = to_svm(vcpu); |
4121 | ||
609e36d3 | 4122 | switch (msr_info->index) { |
8c06585d | 4123 | case MSR_STAR: |
609e36d3 | 4124 | msr_info->data = svm->vmcb->save.star; |
6aa8b732 | 4125 | break; |
0e859cac | 4126 | #ifdef CONFIG_X86_64 |
6aa8b732 | 4127 | case MSR_LSTAR: |
609e36d3 | 4128 | msr_info->data = svm->vmcb->save.lstar; |
6aa8b732 AK |
4129 | break; |
4130 | case MSR_CSTAR: | |
609e36d3 | 4131 | msr_info->data = svm->vmcb->save.cstar; |
6aa8b732 AK |
4132 | break; |
4133 | case MSR_KERNEL_GS_BASE: | |
609e36d3 | 4134 | msr_info->data = svm->vmcb->save.kernel_gs_base; |
6aa8b732 AK |
4135 | break; |
4136 | case MSR_SYSCALL_MASK: | |
609e36d3 | 4137 | msr_info->data = svm->vmcb->save.sfmask; |
6aa8b732 AK |
4138 | break; |
4139 | #endif | |
4140 | case MSR_IA32_SYSENTER_CS: | |
609e36d3 | 4141 | msr_info->data = svm->vmcb->save.sysenter_cs; |
6aa8b732 AK |
4142 | break; |
4143 | case MSR_IA32_SYSENTER_EIP: | |
609e36d3 | 4144 | msr_info->data = svm->sysenter_eip; |
6aa8b732 AK |
4145 | break; |
4146 | case MSR_IA32_SYSENTER_ESP: | |
609e36d3 | 4147 | msr_info->data = svm->sysenter_esp; |
6aa8b732 | 4148 | break; |
46896c73 PB |
4149 | case MSR_TSC_AUX: |
4150 | if (!boot_cpu_has(X86_FEATURE_RDTSCP)) | |
4151 | return 1; | |
4152 | msr_info->data = svm->tsc_aux; | |
4153 | break; | |
e0231715 JR |
4154 | /* |
4155 | * Nobody will change the following 5 values in the VMCB so we can | |
4156 | * safely return them on rdmsr. They will always be 0 until LBRV is | |
4157 | * implemented. | |
4158 | */ | |
a2938c80 | 4159 | case MSR_IA32_DEBUGCTLMSR: |
609e36d3 | 4160 | msr_info->data = svm->vmcb->save.dbgctl; |
a2938c80 JR |
4161 | break; |
4162 | case MSR_IA32_LASTBRANCHFROMIP: | |
609e36d3 | 4163 | msr_info->data = svm->vmcb->save.br_from; |
a2938c80 JR |
4164 | break; |
4165 | case MSR_IA32_LASTBRANCHTOIP: | |
609e36d3 | 4166 | msr_info->data = svm->vmcb->save.br_to; |
a2938c80 JR |
4167 | break; |
4168 | case MSR_IA32_LASTINTFROMIP: | |
609e36d3 | 4169 | msr_info->data = svm->vmcb->save.last_excp_from; |
a2938c80 JR |
4170 | break; |
4171 | case MSR_IA32_LASTINTTOIP: | |
609e36d3 | 4172 | msr_info->data = svm->vmcb->save.last_excp_to; |
a2938c80 | 4173 | break; |
b286d5d8 | 4174 | case MSR_VM_HSAVE_PA: |
609e36d3 | 4175 | msr_info->data = svm->nested.hsave_msr; |
b286d5d8 | 4176 | break; |
eb6f302e | 4177 | case MSR_VM_CR: |
609e36d3 | 4178 | msr_info->data = svm->nested.vm_cr_msr; |
eb6f302e | 4179 | break; |
b2ac58f9 KA |
4180 | case MSR_IA32_SPEC_CTRL: |
4181 | if (!msr_info->host_initiated && | |
6ac2f49e KRW |
4182 | !guest_cpuid_has(vcpu, X86_FEATURE_AMD_IBRS) && |
4183 | !guest_cpuid_has(vcpu, X86_FEATURE_AMD_SSBD)) | |
b2ac58f9 KA |
4184 | return 1; |
4185 | ||
4186 | msr_info->data = svm->spec_ctrl; | |
4187 | break; | |
bc226f07 TL |
4188 | case MSR_AMD64_VIRT_SPEC_CTRL: |
4189 | if (!msr_info->host_initiated && | |
4190 | !guest_cpuid_has(vcpu, X86_FEATURE_VIRT_SSBD)) | |
4191 | return 1; | |
4192 | ||
4193 | msr_info->data = svm->virt_spec_ctrl; | |
4194 | break; | |
ae8b7875 BP |
4195 | case MSR_F15H_IC_CFG: { |
4196 | ||
4197 | int family, model; | |
4198 | ||
4199 | family = guest_cpuid_family(vcpu); | |
4200 | model = guest_cpuid_model(vcpu); | |
4201 | ||
4202 | if (family < 0 || model < 0) | |
4203 | return kvm_get_msr_common(vcpu, msr_info); | |
4204 | ||
4205 | msr_info->data = 0; | |
4206 | ||
4207 | if (family == 0x15 && | |
4208 | (model >= 0x2 && model < 0x20)) | |
4209 | msr_info->data = 0x1E; | |
4210 | } | |
4211 | break; | |
d1d93fa9 TL |
4212 | case MSR_F10H_DECFG: |
4213 | msr_info->data = svm->msr_decfg; | |
4214 | break; | |
6aa8b732 | 4215 | default: |
609e36d3 | 4216 | return kvm_get_msr_common(vcpu, msr_info); |
6aa8b732 AK |
4217 | } |
4218 | return 0; | |
4219 | } | |
4220 | ||
851ba692 | 4221 | static int rdmsr_interception(struct vcpu_svm *svm) |
6aa8b732 | 4222 | { |
1edce0a9 | 4223 | return kvm_emulate_rdmsr(&svm->vcpu); |
6aa8b732 AK |
4224 | } |
4225 | ||
4a810181 JR |
4226 | static int svm_set_vm_cr(struct kvm_vcpu *vcpu, u64 data) |
4227 | { | |
4228 | struct vcpu_svm *svm = to_svm(vcpu); | |
4229 | int svm_dis, chg_mask; | |
4230 | ||
4231 | if (data & ~SVM_VM_CR_VALID_MASK) | |
4232 | return 1; | |
4233 | ||
4234 | chg_mask = SVM_VM_CR_VALID_MASK; | |
4235 | ||
4236 | if (svm->nested.vm_cr_msr & SVM_VM_CR_SVM_DIS_MASK) | |
4237 | chg_mask &= ~(SVM_VM_CR_SVM_LOCK_MASK | SVM_VM_CR_SVM_DIS_MASK); | |
4238 | ||
4239 | svm->nested.vm_cr_msr &= ~chg_mask; | |
4240 | svm->nested.vm_cr_msr |= (data & chg_mask); | |
4241 | ||
4242 | svm_dis = svm->nested.vm_cr_msr & SVM_VM_CR_SVM_DIS_MASK; | |
4243 | ||
4244 | /* check for svm_disable while efer.svme is set */ | |
4245 | if (svm_dis && (vcpu->arch.efer & EFER_SVME)) | |
4246 | return 1; | |
4247 | ||
4248 | return 0; | |
4249 | } | |
4250 | ||
8fe8ab46 | 4251 | static int svm_set_msr(struct kvm_vcpu *vcpu, struct msr_data *msr) |
6aa8b732 | 4252 | { |
a2fa3e9f GH |
4253 | struct vcpu_svm *svm = to_svm(vcpu); |
4254 | ||
8fe8ab46 WA |
4255 | u32 ecx = msr->index; |
4256 | u64 data = msr->data; | |
6aa8b732 | 4257 | switch (ecx) { |
15038e14 PB |
4258 | case MSR_IA32_CR_PAT: |
4259 | if (!kvm_mtrr_valid(vcpu, MSR_IA32_CR_PAT, data)) | |
4260 | return 1; | |
4261 | vcpu->arch.pat = data; | |
4262 | svm->vmcb->save.g_pat = data; | |
4263 | mark_dirty(svm->vmcb, VMCB_NPT); | |
4264 | break; | |
b2ac58f9 KA |
4265 | case MSR_IA32_SPEC_CTRL: |
4266 | if (!msr->host_initiated && | |
6ac2f49e KRW |
4267 | !guest_cpuid_has(vcpu, X86_FEATURE_AMD_IBRS) && |
4268 | !guest_cpuid_has(vcpu, X86_FEATURE_AMD_SSBD)) | |
b2ac58f9 KA |
4269 | return 1; |
4270 | ||
4271 | /* The STIBP bit doesn't fault even if it's not advertised */ | |
6ac2f49e | 4272 | if (data & ~(SPEC_CTRL_IBRS | SPEC_CTRL_STIBP | SPEC_CTRL_SSBD)) |
b2ac58f9 KA |
4273 | return 1; |
4274 | ||
4275 | svm->spec_ctrl = data; | |
4276 | ||
4277 | if (!data) | |
4278 | break; | |
4279 | ||
4280 | /* | |
4281 | * For non-nested: | |
4282 | * When it's written (to non-zero) for the first time, pass | |
4283 | * it through. | |
4284 | * | |
4285 | * For nested: | |
4286 | * The handling of the MSR bitmap for L2 guests is done in | |
4287 | * nested_svm_vmrun_msrpm. | |
4288 | * We update the L1 MSR bit as well since it will end up | |
4289 | * touching the MSR anyway now. | |
4290 | */ | |
4291 | set_msr_interception(svm->msrpm, MSR_IA32_SPEC_CTRL, 1, 1); | |
4292 | break; | |
15d45071 AR |
4293 | case MSR_IA32_PRED_CMD: |
4294 | if (!msr->host_initiated && | |
e7c587da | 4295 | !guest_cpuid_has(vcpu, X86_FEATURE_AMD_IBPB)) |
15d45071 AR |
4296 | return 1; |
4297 | ||
4298 | if (data & ~PRED_CMD_IBPB) | |
4299 | return 1; | |
4300 | ||
4301 | if (!data) | |
4302 | break; | |
4303 | ||
4304 | wrmsrl(MSR_IA32_PRED_CMD, PRED_CMD_IBPB); | |
4305 | if (is_guest_mode(vcpu)) | |
4306 | break; | |
4307 | set_msr_interception(svm->msrpm, MSR_IA32_PRED_CMD, 0, 1); | |
4308 | break; | |
bc226f07 TL |
4309 | case MSR_AMD64_VIRT_SPEC_CTRL: |
4310 | if (!msr->host_initiated && | |
4311 | !guest_cpuid_has(vcpu, X86_FEATURE_VIRT_SSBD)) | |
4312 | return 1; | |
4313 | ||
4314 | if (data & ~SPEC_CTRL_SSBD) | |
4315 | return 1; | |
4316 | ||
4317 | svm->virt_spec_ctrl = data; | |
4318 | break; | |
8c06585d | 4319 | case MSR_STAR: |
a2fa3e9f | 4320 | svm->vmcb->save.star = data; |
6aa8b732 | 4321 | break; |
49b14f24 | 4322 | #ifdef CONFIG_X86_64 |
6aa8b732 | 4323 | case MSR_LSTAR: |
a2fa3e9f | 4324 | svm->vmcb->save.lstar = data; |
6aa8b732 AK |
4325 | break; |
4326 | case MSR_CSTAR: | |
a2fa3e9f | 4327 | svm->vmcb->save.cstar = data; |
6aa8b732 AK |
4328 | break; |
4329 | case MSR_KERNEL_GS_BASE: | |
a2fa3e9f | 4330 | svm->vmcb->save.kernel_gs_base = data; |
6aa8b732 AK |
4331 | break; |
4332 | case MSR_SYSCALL_MASK: | |
a2fa3e9f | 4333 | svm->vmcb->save.sfmask = data; |
6aa8b732 AK |
4334 | break; |
4335 | #endif | |
4336 | case MSR_IA32_SYSENTER_CS: | |
a2fa3e9f | 4337 | svm->vmcb->save.sysenter_cs = data; |
6aa8b732 AK |
4338 | break; |
4339 | case MSR_IA32_SYSENTER_EIP: | |
017cb99e | 4340 | svm->sysenter_eip = data; |
a2fa3e9f | 4341 | svm->vmcb->save.sysenter_eip = data; |
6aa8b732 AK |
4342 | break; |
4343 | case MSR_IA32_SYSENTER_ESP: | |
017cb99e | 4344 | svm->sysenter_esp = data; |
a2fa3e9f | 4345 | svm->vmcb->save.sysenter_esp = data; |
6aa8b732 | 4346 | break; |
46896c73 PB |
4347 | case MSR_TSC_AUX: |
4348 | if (!boot_cpu_has(X86_FEATURE_RDTSCP)) | |
4349 | return 1; | |
4350 | ||
4351 | /* | |
4352 | * This is rare, so we update the MSR here instead of using | |
4353 | * direct_access_msrs. Doing that would require a rdmsr in | |
4354 | * svm_vcpu_put. | |
4355 | */ | |
4356 | svm->tsc_aux = data; | |
4357 | wrmsrl(MSR_TSC_AUX, svm->tsc_aux); | |
4358 | break; | |
a2938c80 | 4359 | case MSR_IA32_DEBUGCTLMSR: |
2a6b20b8 | 4360 | if (!boot_cpu_has(X86_FEATURE_LBRV)) { |
a737f256 CD |
4361 | vcpu_unimpl(vcpu, "%s: MSR_IA32_DEBUGCTL 0x%llx, nop\n", |
4362 | __func__, data); | |
24e09cbf JR |
4363 | break; |
4364 | } | |
4365 | if (data & DEBUGCTL_RESERVED_BITS) | |
4366 | return 1; | |
4367 | ||
4368 | svm->vmcb->save.dbgctl = data; | |
b53ba3f9 | 4369 | mark_dirty(svm->vmcb, VMCB_LBR); |
24e09cbf JR |
4370 | if (data & (1ULL<<0)) |
4371 | svm_enable_lbrv(svm); | |
4372 | else | |
4373 | svm_disable_lbrv(svm); | |
a2938c80 | 4374 | break; |
b286d5d8 | 4375 | case MSR_VM_HSAVE_PA: |
e6aa9abd | 4376 | svm->nested.hsave_msr = data; |
62b9abaa | 4377 | break; |
3c5d0a44 | 4378 | case MSR_VM_CR: |
4a810181 | 4379 | return svm_set_vm_cr(vcpu, data); |
3c5d0a44 | 4380 | case MSR_VM_IGNNE: |
a737f256 | 4381 | vcpu_unimpl(vcpu, "unimplemented wrmsr: 0x%x data 0x%llx\n", ecx, data); |
3c5d0a44 | 4382 | break; |
d1d93fa9 TL |
4383 | case MSR_F10H_DECFG: { |
4384 | struct kvm_msr_entry msr_entry; | |
4385 | ||
4386 | msr_entry.index = msr->index; | |
4387 | if (svm_get_msr_feature(&msr_entry)) | |
4388 | return 1; | |
4389 | ||
4390 | /* Check the supported bits */ | |
4391 | if (data & ~msr_entry.data) | |
4392 | return 1; | |
4393 | ||
4394 | /* Don't allow the guest to change a bit, #GP */ | |
4395 | if (!msr->host_initiated && (data ^ msr_entry.data)) | |
4396 | return 1; | |
4397 | ||
4398 | svm->msr_decfg = data; | |
4399 | break; | |
4400 | } | |
44a95dae SS |
4401 | case MSR_IA32_APICBASE: |
4402 | if (kvm_vcpu_apicv_active(vcpu)) | |
4403 | avic_update_vapic_bar(to_svm(vcpu), data); | |
b2869f28 | 4404 | /* Fall through */ |
6aa8b732 | 4405 | default: |
8fe8ab46 | 4406 | return kvm_set_msr_common(vcpu, msr); |
6aa8b732 AK |
4407 | } |
4408 | return 0; | |
4409 | } | |
4410 | ||
851ba692 | 4411 | static int wrmsr_interception(struct vcpu_svm *svm) |
6aa8b732 | 4412 | { |
1edce0a9 | 4413 | return kvm_emulate_wrmsr(&svm->vcpu); |
6aa8b732 AK |
4414 | } |
4415 | ||
851ba692 | 4416 | static int msr_interception(struct vcpu_svm *svm) |
6aa8b732 | 4417 | { |
e756fc62 | 4418 | if (svm->vmcb->control.exit_info_1) |
851ba692 | 4419 | return wrmsr_interception(svm); |
6aa8b732 | 4420 | else |
851ba692 | 4421 | return rdmsr_interception(svm); |
6aa8b732 AK |
4422 | } |
4423 | ||
851ba692 | 4424 | static int interrupt_window_interception(struct vcpu_svm *svm) |
c1150d8c | 4425 | { |
3842d135 | 4426 | kvm_make_request(KVM_REQ_EVENT, &svm->vcpu); |
f0b85051 | 4427 | svm_clear_vintr(svm); |
85f455f7 | 4428 | svm->vmcb->control.int_ctl &= ~V_IRQ_MASK; |
decdbf6a | 4429 | mark_dirty(svm->vmcb, VMCB_INTR); |
675acb75 | 4430 | ++svm->vcpu.stat.irq_window_exits; |
c1150d8c DL |
4431 | return 1; |
4432 | } | |
4433 | ||
565d0998 ML |
4434 | static int pause_interception(struct vcpu_svm *svm) |
4435 | { | |
de63ad4c LM |
4436 | struct kvm_vcpu *vcpu = &svm->vcpu; |
4437 | bool in_kernel = (svm_get_cpl(vcpu) == 0); | |
4438 | ||
8566ac8b BM |
4439 | if (pause_filter_thresh) |
4440 | grow_ple_window(vcpu); | |
4441 | ||
de63ad4c | 4442 | kvm_vcpu_on_spin(vcpu, in_kernel); |
565d0998 ML |
4443 | return 1; |
4444 | } | |
4445 | ||
87c00572 GS |
4446 | static int nop_interception(struct vcpu_svm *svm) |
4447 | { | |
b742c1e6 | 4448 | return kvm_skip_emulated_instruction(&(svm->vcpu)); |
87c00572 GS |
4449 | } |
4450 | ||
4451 | static int monitor_interception(struct vcpu_svm *svm) | |
4452 | { | |
4453 | printk_once(KERN_WARNING "kvm: MONITOR instruction emulated as NOP!\n"); | |
4454 | return nop_interception(svm); | |
4455 | } | |
4456 | ||
4457 | static int mwait_interception(struct vcpu_svm *svm) | |
4458 | { | |
4459 | printk_once(KERN_WARNING "kvm: MWAIT instruction emulated as NOP!\n"); | |
4460 | return nop_interception(svm); | |
4461 | } | |
4462 | ||
18f40c53 SS |
4463 | enum avic_ipi_failure_cause { |
4464 | AVIC_IPI_FAILURE_INVALID_INT_TYPE, | |
4465 | AVIC_IPI_FAILURE_TARGET_NOT_RUNNING, | |
4466 | AVIC_IPI_FAILURE_INVALID_TARGET, | |
4467 | AVIC_IPI_FAILURE_INVALID_BACKING_PAGE, | |
4468 | }; | |
4469 | ||
4470 | static int avic_incomplete_ipi_interception(struct vcpu_svm *svm) | |
4471 | { | |
4472 | u32 icrh = svm->vmcb->control.exit_info_1 >> 32; | |
4473 | u32 icrl = svm->vmcb->control.exit_info_1; | |
4474 | u32 id = svm->vmcb->control.exit_info_2 >> 32; | |
5446a979 | 4475 | u32 index = svm->vmcb->control.exit_info_2 & 0xFF; |
18f40c53 SS |
4476 | struct kvm_lapic *apic = svm->vcpu.arch.apic; |
4477 | ||
4478 | trace_kvm_avic_incomplete_ipi(svm->vcpu.vcpu_id, icrh, icrl, id, index); | |
4479 | ||
4480 | switch (id) { | |
4481 | case AVIC_IPI_FAILURE_INVALID_INT_TYPE: | |
4482 | /* | |
4483 | * AVIC hardware handles the generation of | |
4484 | * IPIs when the specified Message Type is Fixed | |
4485 | * (also known as fixed delivery mode) and | |
4486 | * the Trigger Mode is edge-triggered. The hardware | |
4487 | * also supports self and broadcast delivery modes | |
4488 | * specified via the Destination Shorthand(DSH) | |
4489 | * field of the ICRL. Logical and physical APIC ID | |
4490 | * formats are supported. All other IPI types cause | |
4491 | * a #VMEXIT, which needs to emulated. | |
4492 | */ | |
4493 | kvm_lapic_reg_write(apic, APIC_ICR2, icrh); | |
4494 | kvm_lapic_reg_write(apic, APIC_ICR, icrl); | |
4495 | break; | |
4496 | case AVIC_IPI_FAILURE_TARGET_NOT_RUNNING: { | |
4a58038b SS |
4497 | int i; |
4498 | struct kvm_vcpu *vcpu; | |
4499 | struct kvm *kvm = svm->vcpu.kvm; | |
18f40c53 SS |
4500 | struct kvm_lapic *apic = svm->vcpu.arch.apic; |
4501 | ||
4502 | /* | |
4a58038b SS |
4503 | * At this point, we expect that the AVIC HW has already |
4504 | * set the appropriate IRR bits on the valid target | |
4505 | * vcpus. So, we just need to kick the appropriate vcpu. | |
18f40c53 | 4506 | */ |
4a58038b SS |
4507 | kvm_for_each_vcpu(i, vcpu, kvm) { |
4508 | bool m = kvm_apic_match_dest(vcpu, apic, | |
4509 | icrl & KVM_APIC_SHORT_MASK, | |
4510 | GET_APIC_DEST_FIELD(icrh), | |
4511 | icrl & KVM_APIC_DEST_MASK); | |
4512 | ||
4513 | if (m && !avic_vcpu_is_running(vcpu)) | |
4514 | kvm_vcpu_wake_up(vcpu); | |
4515 | } | |
18f40c53 SS |
4516 | break; |
4517 | } | |
4518 | case AVIC_IPI_FAILURE_INVALID_TARGET: | |
37ef0c44 SS |
4519 | WARN_ONCE(1, "Invalid IPI target: index=%u, vcpu=%d, icr=%#0x:%#0x\n", |
4520 | index, svm->vcpu.vcpu_id, icrh, icrl); | |
18f40c53 SS |
4521 | break; |
4522 | case AVIC_IPI_FAILURE_INVALID_BACKING_PAGE: | |
4523 | WARN_ONCE(1, "Invalid backing page\n"); | |
4524 | break; | |
4525 | default: | |
4526 | pr_err("Unknown IPI interception\n"); | |
4527 | } | |
4528 | ||
4529 | return 1; | |
4530 | } | |
4531 | ||
4532 | static u32 *avic_get_logical_id_entry(struct kvm_vcpu *vcpu, u32 ldr, bool flat) | |
4533 | { | |
81811c16 | 4534 | struct kvm_svm *kvm_svm = to_kvm_svm(vcpu->kvm); |
18f40c53 SS |
4535 | int index; |
4536 | u32 *logical_apic_id_table; | |
4537 | int dlid = GET_APIC_LOGICAL_ID(ldr); | |
4538 | ||
4539 | if (!dlid) | |
4540 | return NULL; | |
4541 | ||
4542 | if (flat) { /* flat */ | |
4543 | index = ffs(dlid) - 1; | |
4544 | if (index > 7) | |
4545 | return NULL; | |
4546 | } else { /* cluster */ | |
4547 | int cluster = (dlid & 0xf0) >> 4; | |
4548 | int apic = ffs(dlid & 0x0f) - 1; | |
4549 | ||
4550 | if ((apic < 0) || (apic > 7) || | |
4551 | (cluster >= 0xf)) | |
4552 | return NULL; | |
4553 | index = (cluster << 2) + apic; | |
4554 | } | |
4555 | ||
81811c16 | 4556 | logical_apic_id_table = (u32 *) page_address(kvm_svm->avic_logical_id_table_page); |
18f40c53 SS |
4557 | |
4558 | return &logical_apic_id_table[index]; | |
4559 | } | |
4560 | ||
98d90582 | 4561 | static int avic_ldr_write(struct kvm_vcpu *vcpu, u8 g_physical_id, u32 ldr) |
18f40c53 SS |
4562 | { |
4563 | bool flat; | |
4564 | u32 *entry, new_entry; | |
4565 | ||
4566 | flat = kvm_lapic_get_reg(vcpu->arch.apic, APIC_DFR) == APIC_DFR_FLAT; | |
4567 | entry = avic_get_logical_id_entry(vcpu, ldr, flat); | |
4568 | if (!entry) | |
4569 | return -EINVAL; | |
4570 | ||
4571 | new_entry = READ_ONCE(*entry); | |
4572 | new_entry &= ~AVIC_LOGICAL_ID_ENTRY_GUEST_PHYSICAL_ID_MASK; | |
4573 | new_entry |= (g_physical_id & AVIC_LOGICAL_ID_ENTRY_GUEST_PHYSICAL_ID_MASK); | |
98d90582 | 4574 | new_entry |= AVIC_LOGICAL_ID_ENTRY_VALID_MASK; |
18f40c53 SS |
4575 | WRITE_ONCE(*entry, new_entry); |
4576 | ||
4577 | return 0; | |
4578 | } | |
4579 | ||
98d90582 SS |
4580 | static void avic_invalidate_logical_id_entry(struct kvm_vcpu *vcpu) |
4581 | { | |
4582 | struct vcpu_svm *svm = to_svm(vcpu); | |
4583 | bool flat = svm->dfr_reg == APIC_DFR_FLAT; | |
4584 | u32 *entry = avic_get_logical_id_entry(vcpu, svm->ldr_reg, flat); | |
4585 | ||
4586 | if (entry) | |
e44e3eac | 4587 | clear_bit(AVIC_LOGICAL_ID_ENTRY_VALID_BIT, (unsigned long *)entry); |
98d90582 SS |
4588 | } |
4589 | ||
18f40c53 SS |
4590 | static int avic_handle_ldr_update(struct kvm_vcpu *vcpu) |
4591 | { | |
98d90582 | 4592 | int ret = 0; |
18f40c53 SS |
4593 | struct vcpu_svm *svm = to_svm(vcpu); |
4594 | u32 ldr = kvm_lapic_get_reg(vcpu->arch.apic, APIC_LDR); | |
4595 | ||
98d90582 SS |
4596 | if (ldr == svm->ldr_reg) |
4597 | return 0; | |
18f40c53 | 4598 | |
98d90582 SS |
4599 | avic_invalidate_logical_id_entry(vcpu); |
4600 | ||
4601 | if (ldr) | |
4602 | ret = avic_ldr_write(vcpu, vcpu->vcpu_id, ldr); | |
4603 | ||
4604 | if (!ret) | |
18f40c53 | 4605 | svm->ldr_reg = ldr; |
98d90582 | 4606 | |
18f40c53 SS |
4607 | return ret; |
4608 | } | |
4609 | ||
4610 | static int avic_handle_apic_id_update(struct kvm_vcpu *vcpu) | |
4611 | { | |
4612 | u64 *old, *new; | |
4613 | struct vcpu_svm *svm = to_svm(vcpu); | |
4614 | u32 apic_id_reg = kvm_lapic_get_reg(vcpu->arch.apic, APIC_ID); | |
4615 | u32 id = (apic_id_reg >> 24) & 0xff; | |
4616 | ||
4617 | if (vcpu->vcpu_id == id) | |
4618 | return 0; | |
4619 | ||
4620 | old = avic_get_physical_id_entry(vcpu, vcpu->vcpu_id); | |
4621 | new = avic_get_physical_id_entry(vcpu, id); | |
4622 | if (!new || !old) | |
4623 | return 1; | |
4624 | ||
4625 | /* We need to move physical_id_entry to new offset */ | |
4626 | *new = *old; | |
4627 | *old = 0ULL; | |
4628 | to_svm(vcpu)->avic_physical_id_cache = new; | |
4629 | ||
4630 | /* | |
4631 | * Also update the guest physical APIC ID in the logical | |
4632 | * APIC ID table entry if already setup the LDR. | |
4633 | */ | |
4634 | if (svm->ldr_reg) | |
4635 | avic_handle_ldr_update(vcpu); | |
4636 | ||
4637 | return 0; | |
4638 | } | |
4639 | ||
98d90582 | 4640 | static void avic_handle_dfr_update(struct kvm_vcpu *vcpu) |
18f40c53 SS |
4641 | { |
4642 | struct vcpu_svm *svm = to_svm(vcpu); | |
18f40c53 | 4643 | u32 dfr = kvm_lapic_get_reg(vcpu->arch.apic, APIC_DFR); |
18f40c53 | 4644 | |
98d90582 SS |
4645 | if (svm->dfr_reg == dfr) |
4646 | return; | |
18f40c53 | 4647 | |
98d90582 SS |
4648 | avic_invalidate_logical_id_entry(vcpu); |
4649 | svm->dfr_reg = dfr; | |
18f40c53 SS |
4650 | } |
4651 | ||
4652 | static int avic_unaccel_trap_write(struct vcpu_svm *svm) | |
4653 | { | |
4654 | struct kvm_lapic *apic = svm->vcpu.arch.apic; | |
4655 | u32 offset = svm->vmcb->control.exit_info_1 & | |
4656 | AVIC_UNACCEL_ACCESS_OFFSET_MASK; | |
4657 | ||
4658 | switch (offset) { | |
4659 | case APIC_ID: | |
4660 | if (avic_handle_apic_id_update(&svm->vcpu)) | |
4661 | return 0; | |
4662 | break; | |
4663 | case APIC_LDR: | |
4664 | if (avic_handle_ldr_update(&svm->vcpu)) | |
4665 | return 0; | |
4666 | break; | |
4667 | case APIC_DFR: | |
4668 | avic_handle_dfr_update(&svm->vcpu); | |
4669 | break; | |
4670 | default: | |
4671 | break; | |
4672 | } | |
4673 | ||
4674 | kvm_lapic_reg_write(apic, offset, kvm_lapic_get_reg(apic, offset)); | |
4675 | ||
4676 | return 1; | |
4677 | } | |
4678 | ||
4679 | static bool is_avic_unaccelerated_access_trap(u32 offset) | |
4680 | { | |
4681 | bool ret = false; | |
4682 | ||
4683 | switch (offset) { | |
4684 | case APIC_ID: | |
4685 | case APIC_EOI: | |
4686 | case APIC_RRR: | |
4687 | case APIC_LDR: | |
4688 | case APIC_DFR: | |
4689 | case APIC_SPIV: | |
4690 | case APIC_ESR: | |
4691 | case APIC_ICR: | |
4692 | case APIC_LVTT: | |
4693 | case APIC_LVTTHMR: | |
4694 | case APIC_LVTPC: | |
4695 | case APIC_LVT0: | |
4696 | case APIC_LVT1: | |
4697 | case APIC_LVTERR: | |
4698 | case APIC_TMICT: | |
4699 | case APIC_TDCR: | |
4700 | ret = true; | |
4701 | break; | |
4702 | default: | |
4703 | break; | |
4704 | } | |
4705 | return ret; | |
4706 | } | |
4707 | ||
4708 | static int avic_unaccelerated_access_interception(struct vcpu_svm *svm) | |
4709 | { | |
4710 | int ret = 0; | |
4711 | u32 offset = svm->vmcb->control.exit_info_1 & | |
4712 | AVIC_UNACCEL_ACCESS_OFFSET_MASK; | |
4713 | u32 vector = svm->vmcb->control.exit_info_2 & | |
4714 | AVIC_UNACCEL_ACCESS_VECTOR_MASK; | |
4715 | bool write = (svm->vmcb->control.exit_info_1 >> 32) & | |
4716 | AVIC_UNACCEL_ACCESS_WRITE_MASK; | |
4717 | bool trap = is_avic_unaccelerated_access_trap(offset); | |
4718 | ||
4719 | trace_kvm_avic_unaccelerated_access(svm->vcpu.vcpu_id, offset, | |
4720 | trap, write, vector); | |
4721 | if (trap) { | |
4722 | /* Handling Trap */ | |
4723 | WARN_ONCE(!write, "svm: Handling trap read.\n"); | |
4724 | ret = avic_unaccel_trap_write(svm); | |
4725 | } else { | |
4726 | /* Handling Fault */ | |
0ce97a2b | 4727 | ret = (kvm_emulate_instruction(&svm->vcpu, 0) == EMULATE_DONE); |
18f40c53 SS |
4728 | } |
4729 | ||
4730 | return ret; | |
4731 | } | |
4732 | ||
09941fbb | 4733 | static int (*const svm_exit_handlers[])(struct vcpu_svm *svm) = { |
7ff76d58 AP |
4734 | [SVM_EXIT_READ_CR0] = cr_interception, |
4735 | [SVM_EXIT_READ_CR3] = cr_interception, | |
4736 | [SVM_EXIT_READ_CR4] = cr_interception, | |
4737 | [SVM_EXIT_READ_CR8] = cr_interception, | |
5e57518d | 4738 | [SVM_EXIT_CR0_SEL_WRITE] = cr_interception, |
628afd2a | 4739 | [SVM_EXIT_WRITE_CR0] = cr_interception, |
7ff76d58 AP |
4740 | [SVM_EXIT_WRITE_CR3] = cr_interception, |
4741 | [SVM_EXIT_WRITE_CR4] = cr_interception, | |
e0231715 | 4742 | [SVM_EXIT_WRITE_CR8] = cr8_write_interception, |
cae3797a AP |
4743 | [SVM_EXIT_READ_DR0] = dr_interception, |
4744 | [SVM_EXIT_READ_DR1] = dr_interception, | |
4745 | [SVM_EXIT_READ_DR2] = dr_interception, | |
4746 | [SVM_EXIT_READ_DR3] = dr_interception, | |
4747 | [SVM_EXIT_READ_DR4] = dr_interception, | |
4748 | [SVM_EXIT_READ_DR5] = dr_interception, | |
4749 | [SVM_EXIT_READ_DR6] = dr_interception, | |
4750 | [SVM_EXIT_READ_DR7] = dr_interception, | |
4751 | [SVM_EXIT_WRITE_DR0] = dr_interception, | |
4752 | [SVM_EXIT_WRITE_DR1] = dr_interception, | |
4753 | [SVM_EXIT_WRITE_DR2] = dr_interception, | |
4754 | [SVM_EXIT_WRITE_DR3] = dr_interception, | |
4755 | [SVM_EXIT_WRITE_DR4] = dr_interception, | |
4756 | [SVM_EXIT_WRITE_DR5] = dr_interception, | |
4757 | [SVM_EXIT_WRITE_DR6] = dr_interception, | |
4758 | [SVM_EXIT_WRITE_DR7] = dr_interception, | |
d0bfb940 JK |
4759 | [SVM_EXIT_EXCP_BASE + DB_VECTOR] = db_interception, |
4760 | [SVM_EXIT_EXCP_BASE + BP_VECTOR] = bp_interception, | |
7aa81cc0 | 4761 | [SVM_EXIT_EXCP_BASE + UD_VECTOR] = ud_interception, |
e0231715 | 4762 | [SVM_EXIT_EXCP_BASE + PF_VECTOR] = pf_interception, |
e0231715 | 4763 | [SVM_EXIT_EXCP_BASE + MC_VECTOR] = mc_interception, |
54a20552 | 4764 | [SVM_EXIT_EXCP_BASE + AC_VECTOR] = ac_interception, |
9718420e | 4765 | [SVM_EXIT_EXCP_BASE + GP_VECTOR] = gp_interception, |
e0231715 | 4766 | [SVM_EXIT_INTR] = intr_interception, |
c47f098d | 4767 | [SVM_EXIT_NMI] = nmi_interception, |
6aa8b732 AK |
4768 | [SVM_EXIT_SMI] = nop_on_interception, |
4769 | [SVM_EXIT_INIT] = nop_on_interception, | |
c1150d8c | 4770 | [SVM_EXIT_VINTR] = interrupt_window_interception, |
332b56e4 | 4771 | [SVM_EXIT_RDPMC] = rdpmc_interception, |
6aa8b732 | 4772 | [SVM_EXIT_CPUID] = cpuid_interception, |
95ba8273 | 4773 | [SVM_EXIT_IRET] = iret_interception, |
cf5a94d1 | 4774 | [SVM_EXIT_INVD] = emulate_on_interception, |
565d0998 | 4775 | [SVM_EXIT_PAUSE] = pause_interception, |
6aa8b732 | 4776 | [SVM_EXIT_HLT] = halt_interception, |
a7052897 | 4777 | [SVM_EXIT_INVLPG] = invlpg_interception, |
ff092385 | 4778 | [SVM_EXIT_INVLPGA] = invlpga_interception, |
e0231715 | 4779 | [SVM_EXIT_IOIO] = io_interception, |
6aa8b732 AK |
4780 | [SVM_EXIT_MSR] = msr_interception, |
4781 | [SVM_EXIT_TASK_SWITCH] = task_switch_interception, | |
46fe4ddd | 4782 | [SVM_EXIT_SHUTDOWN] = shutdown_interception, |
3d6368ef | 4783 | [SVM_EXIT_VMRUN] = vmrun_interception, |
02e235bc | 4784 | [SVM_EXIT_VMMCALL] = vmmcall_interception, |
5542675b AG |
4785 | [SVM_EXIT_VMLOAD] = vmload_interception, |
4786 | [SVM_EXIT_VMSAVE] = vmsave_interception, | |
1371d904 AG |
4787 | [SVM_EXIT_STGI] = stgi_interception, |
4788 | [SVM_EXIT_CLGI] = clgi_interception, | |
532a46b9 | 4789 | [SVM_EXIT_SKINIT] = skinit_interception, |
dab429a7 | 4790 | [SVM_EXIT_WBINVD] = wbinvd_interception, |
87c00572 GS |
4791 | [SVM_EXIT_MONITOR] = monitor_interception, |
4792 | [SVM_EXIT_MWAIT] = mwait_interception, | |
81dd35d4 | 4793 | [SVM_EXIT_XSETBV] = xsetbv_interception, |
d0006530 | 4794 | [SVM_EXIT_NPF] = npf_interception, |
7607b717 | 4795 | [SVM_EXIT_RSM] = rsm_interception, |
18f40c53 SS |
4796 | [SVM_EXIT_AVIC_INCOMPLETE_IPI] = avic_incomplete_ipi_interception, |
4797 | [SVM_EXIT_AVIC_UNACCELERATED_ACCESS] = avic_unaccelerated_access_interception, | |
6aa8b732 AK |
4798 | }; |
4799 | ||
ae8cc059 | 4800 | static void dump_vmcb(struct kvm_vcpu *vcpu) |
3f10c846 JR |
4801 | { |
4802 | struct vcpu_svm *svm = to_svm(vcpu); | |
4803 | struct vmcb_control_area *control = &svm->vmcb->control; | |
4804 | struct vmcb_save_area *save = &svm->vmcb->save; | |
4805 | ||
6f2f8453 PB |
4806 | if (!dump_invalid_vmcb) { |
4807 | pr_warn_ratelimited("set kvm_amd.dump_invalid_vmcb=1 to dump internal KVM state.\n"); | |
4808 | return; | |
4809 | } | |
4810 | ||
3f10c846 | 4811 | pr_err("VMCB Control Area:\n"); |
ae8cc059 JP |
4812 | pr_err("%-20s%04x\n", "cr_read:", control->intercept_cr & 0xffff); |
4813 | pr_err("%-20s%04x\n", "cr_write:", control->intercept_cr >> 16); | |
4814 | pr_err("%-20s%04x\n", "dr_read:", control->intercept_dr & 0xffff); | |
4815 | pr_err("%-20s%04x\n", "dr_write:", control->intercept_dr >> 16); | |
4816 | pr_err("%-20s%08x\n", "exceptions:", control->intercept_exceptions); | |
4817 | pr_err("%-20s%016llx\n", "intercepts:", control->intercept); | |
4818 | pr_err("%-20s%d\n", "pause filter count:", control->pause_filter_count); | |
1d8fb44a BM |
4819 | pr_err("%-20s%d\n", "pause filter threshold:", |
4820 | control->pause_filter_thresh); | |
ae8cc059 JP |
4821 | pr_err("%-20s%016llx\n", "iopm_base_pa:", control->iopm_base_pa); |
4822 | pr_err("%-20s%016llx\n", "msrpm_base_pa:", control->msrpm_base_pa); | |
4823 | pr_err("%-20s%016llx\n", "tsc_offset:", control->tsc_offset); | |
4824 | pr_err("%-20s%d\n", "asid:", control->asid); | |
4825 | pr_err("%-20s%d\n", "tlb_ctl:", control->tlb_ctl); | |
4826 | pr_err("%-20s%08x\n", "int_ctl:", control->int_ctl); | |
4827 | pr_err("%-20s%08x\n", "int_vector:", control->int_vector); | |
4828 | pr_err("%-20s%08x\n", "int_state:", control->int_state); | |
4829 | pr_err("%-20s%08x\n", "exit_code:", control->exit_code); | |
4830 | pr_err("%-20s%016llx\n", "exit_info1:", control->exit_info_1); | |
4831 | pr_err("%-20s%016llx\n", "exit_info2:", control->exit_info_2); | |
4832 | pr_err("%-20s%08x\n", "exit_int_info:", control->exit_int_info); | |
4833 | pr_err("%-20s%08x\n", "exit_int_info_err:", control->exit_int_info_err); | |
4834 | pr_err("%-20s%lld\n", "nested_ctl:", control->nested_ctl); | |
4835 | pr_err("%-20s%016llx\n", "nested_cr3:", control->nested_cr3); | |
44a95dae | 4836 | pr_err("%-20s%016llx\n", "avic_vapic_bar:", control->avic_vapic_bar); |
ae8cc059 JP |
4837 | pr_err("%-20s%08x\n", "event_inj:", control->event_inj); |
4838 | pr_err("%-20s%08x\n", "event_inj_err:", control->event_inj_err); | |
0dc92119 | 4839 | pr_err("%-20s%lld\n", "virt_ext:", control->virt_ext); |
ae8cc059 | 4840 | pr_err("%-20s%016llx\n", "next_rip:", control->next_rip); |
44a95dae SS |
4841 | pr_err("%-20s%016llx\n", "avic_backing_page:", control->avic_backing_page); |
4842 | pr_err("%-20s%016llx\n", "avic_logical_id:", control->avic_logical_id); | |
4843 | pr_err("%-20s%016llx\n", "avic_physical_id:", control->avic_physical_id); | |
3f10c846 | 4844 | pr_err("VMCB State Save Area:\n"); |
ae8cc059 JP |
4845 | pr_err("%-5s s: %04x a: %04x l: %08x b: %016llx\n", |
4846 | "es:", | |
4847 | save->es.selector, save->es.attrib, | |
4848 | save->es.limit, save->es.base); | |
4849 | pr_err("%-5s s: %04x a: %04x l: %08x b: %016llx\n", | |
4850 | "cs:", | |
4851 | save->cs.selector, save->cs.attrib, | |
4852 | save->cs.limit, save->cs.base); | |
4853 | pr_err("%-5s s: %04x a: %04x l: %08x b: %016llx\n", | |
4854 | "ss:", | |
4855 | save->ss.selector, save->ss.attrib, | |
4856 | save->ss.limit, save->ss.base); | |
4857 | pr_err("%-5s s: %04x a: %04x l: %08x b: %016llx\n", | |
4858 | "ds:", | |
4859 | save->ds.selector, save->ds.attrib, | |
4860 | save->ds.limit, save->ds.base); | |
4861 | pr_err("%-5s s: %04x a: %04x l: %08x b: %016llx\n", | |
4862 | "fs:", | |
4863 | save->fs.selector, save->fs.attrib, | |
4864 | save->fs.limit, save->fs.base); | |
4865 | pr_err("%-5s s: %04x a: %04x l: %08x b: %016llx\n", | |
4866 | "gs:", | |
4867 | save->gs.selector, save->gs.attrib, | |
4868 | save->gs.limit, save->gs.base); | |
4869 | pr_err("%-5s s: %04x a: %04x l: %08x b: %016llx\n", | |
4870 | "gdtr:", | |
4871 | save->gdtr.selector, save->gdtr.attrib, | |
4872 | save->gdtr.limit, save->gdtr.base); | |
4873 | pr_err("%-5s s: %04x a: %04x l: %08x b: %016llx\n", | |
4874 | "ldtr:", | |
4875 | save->ldtr.selector, save->ldtr.attrib, | |
4876 | save->ldtr.limit, save->ldtr.base); | |
4877 | pr_err("%-5s s: %04x a: %04x l: %08x b: %016llx\n", | |
4878 | "idtr:", | |
4879 | save->idtr.selector, save->idtr.attrib, | |
4880 | save->idtr.limit, save->idtr.base); | |
4881 | pr_err("%-5s s: %04x a: %04x l: %08x b: %016llx\n", | |
4882 | "tr:", | |
4883 | save->tr.selector, save->tr.attrib, | |
4884 | save->tr.limit, save->tr.base); | |
3f10c846 JR |
4885 | pr_err("cpl: %d efer: %016llx\n", |
4886 | save->cpl, save->efer); | |
ae8cc059 JP |
4887 | pr_err("%-15s %016llx %-13s %016llx\n", |
4888 | "cr0:", save->cr0, "cr2:", save->cr2); | |
4889 | pr_err("%-15s %016llx %-13s %016llx\n", | |
4890 | "cr3:", save->cr3, "cr4:", save->cr4); | |
4891 | pr_err("%-15s %016llx %-13s %016llx\n", | |
4892 | "dr6:", save->dr6, "dr7:", save->dr7); | |
4893 | pr_err("%-15s %016llx %-13s %016llx\n", | |
4894 | "rip:", save->rip, "rflags:", save->rflags); | |
4895 | pr_err("%-15s %016llx %-13s %016llx\n", | |
4896 | "rsp:", save->rsp, "rax:", save->rax); | |
4897 | pr_err("%-15s %016llx %-13s %016llx\n", | |
4898 | "star:", save->star, "lstar:", save->lstar); | |
4899 | pr_err("%-15s %016llx %-13s %016llx\n", | |
4900 | "cstar:", save->cstar, "sfmask:", save->sfmask); | |
4901 | pr_err("%-15s %016llx %-13s %016llx\n", | |
4902 | "kernel_gs_base:", save->kernel_gs_base, | |
4903 | "sysenter_cs:", save->sysenter_cs); | |
4904 | pr_err("%-15s %016llx %-13s %016llx\n", | |
4905 | "sysenter_esp:", save->sysenter_esp, | |
4906 | "sysenter_eip:", save->sysenter_eip); | |
4907 | pr_err("%-15s %016llx %-13s %016llx\n", | |
4908 | "gpat:", save->g_pat, "dbgctl:", save->dbgctl); | |
4909 | pr_err("%-15s %016llx %-13s %016llx\n", | |
4910 | "br_from:", save->br_from, "br_to:", save->br_to); | |
4911 | pr_err("%-15s %016llx %-13s %016llx\n", | |
4912 | "excp_from:", save->last_excp_from, | |
4913 | "excp_to:", save->last_excp_to); | |
3f10c846 JR |
4914 | } |
4915 | ||
586f9607 AK |
4916 | static void svm_get_exit_info(struct kvm_vcpu *vcpu, u64 *info1, u64 *info2) |
4917 | { | |
4918 | struct vmcb_control_area *control = &to_svm(vcpu)->vmcb->control; | |
4919 | ||
4920 | *info1 = control->exit_info_1; | |
4921 | *info2 = control->exit_info_2; | |
4922 | } | |
4923 | ||
851ba692 | 4924 | static int handle_exit(struct kvm_vcpu *vcpu) |
6aa8b732 | 4925 | { |
04d2cc77 | 4926 | struct vcpu_svm *svm = to_svm(vcpu); |
851ba692 | 4927 | struct kvm_run *kvm_run = vcpu->run; |
a2fa3e9f | 4928 | u32 exit_code = svm->vmcb->control.exit_code; |
6aa8b732 | 4929 | |
8b89fe1f PB |
4930 | trace_kvm_exit(exit_code, vcpu, KVM_ISA_SVM); |
4931 | ||
4ee546b4 | 4932 | if (!is_cr_intercept(svm, INTERCEPT_CR0_WRITE)) |
2be4fc7a JR |
4933 | vcpu->arch.cr0 = svm->vmcb->save.cr0; |
4934 | if (npt_enabled) | |
4935 | vcpu->arch.cr3 = svm->vmcb->save.cr3; | |
af9ca2d7 | 4936 | |
cd3ff653 JR |
4937 | if (unlikely(svm->nested.exit_required)) { |
4938 | nested_svm_vmexit(svm); | |
4939 | svm->nested.exit_required = false; | |
4940 | ||
4941 | return 1; | |
4942 | } | |
4943 | ||
2030753d | 4944 | if (is_guest_mode(vcpu)) { |
410e4d57 JR |
4945 | int vmexit; |
4946 | ||
d8cabddf JR |
4947 | trace_kvm_nested_vmexit(svm->vmcb->save.rip, exit_code, |
4948 | svm->vmcb->control.exit_info_1, | |
4949 | svm->vmcb->control.exit_info_2, | |
4950 | svm->vmcb->control.exit_int_info, | |
e097e5ff SH |
4951 | svm->vmcb->control.exit_int_info_err, |
4952 | KVM_ISA_SVM); | |
d8cabddf | 4953 | |
410e4d57 JR |
4954 | vmexit = nested_svm_exit_special(svm); |
4955 | ||
4956 | if (vmexit == NESTED_EXIT_CONTINUE) | |
4957 | vmexit = nested_svm_exit_handled(svm); | |
4958 | ||
4959 | if (vmexit == NESTED_EXIT_DONE) | |
cf74a78b | 4960 | return 1; |
cf74a78b AG |
4961 | } |
4962 | ||
a5c3832d JR |
4963 | svm_complete_interrupts(svm); |
4964 | ||
04d2cc77 AK |
4965 | if (svm->vmcb->control.exit_code == SVM_EXIT_ERR) { |
4966 | kvm_run->exit_reason = KVM_EXIT_FAIL_ENTRY; | |
4967 | kvm_run->fail_entry.hardware_entry_failure_reason | |
4968 | = svm->vmcb->control.exit_code; | |
3f10c846 | 4969 | dump_vmcb(vcpu); |
04d2cc77 AK |
4970 | return 0; |
4971 | } | |
4972 | ||
a2fa3e9f | 4973 | if (is_external_interrupt(svm->vmcb->control.exit_int_info) && |
709ddebf | 4974 | exit_code != SVM_EXIT_EXCP_BASE + PF_VECTOR && |
55c5e464 JR |
4975 | exit_code != SVM_EXIT_NPF && exit_code != SVM_EXIT_TASK_SWITCH && |
4976 | exit_code != SVM_EXIT_INTR && exit_code != SVM_EXIT_NMI) | |
6614c7d0 | 4977 | printk(KERN_ERR "%s: unexpected exit_int_info 0x%x " |
6aa8b732 | 4978 | "exit_code 0x%x\n", |
b8688d51 | 4979 | __func__, svm->vmcb->control.exit_int_info, |
6aa8b732 AK |
4980 | exit_code); |
4981 | ||
9d8f549d | 4982 | if (exit_code >= ARRAY_SIZE(svm_exit_handlers) |
56919c5c | 4983 | || !svm_exit_handlers[exit_code]) { |
faac2458 | 4984 | WARN_ONCE(1, "svm: unexpected exit reason 0x%x\n", exit_code); |
2bc19dc3 MT |
4985 | kvm_queue_exception(vcpu, UD_VECTOR); |
4986 | return 1; | |
6aa8b732 AK |
4987 | } |
4988 | ||
851ba692 | 4989 | return svm_exit_handlers[exit_code](svm); |
6aa8b732 AK |
4990 | } |
4991 | ||
4992 | static void reload_tss(struct kvm_vcpu *vcpu) | |
4993 | { | |
4994 | int cpu = raw_smp_processor_id(); | |
4995 | ||
0fe1e009 TH |
4996 | struct svm_cpu_data *sd = per_cpu(svm_data, cpu); |
4997 | sd->tss_desc->type = 9; /* available 32/64-bit TSS */ | |
6aa8b732 AK |
4998 | load_TR_desc(); |
4999 | } | |
5000 | ||
70cd94e6 BS |
5001 | static void pre_sev_run(struct vcpu_svm *svm, int cpu) |
5002 | { | |
5003 | struct svm_cpu_data *sd = per_cpu(svm_data, cpu); | |
5004 | int asid = sev_get_asid(svm->vcpu.kvm); | |
5005 | ||
5006 | /* Assign the asid allocated with this SEV guest */ | |
5007 | svm->vmcb->control.asid = asid; | |
5008 | ||
5009 | /* | |
5010 | * Flush guest TLB: | |
5011 | * | |
5012 | * 1) when different VMCB for the same ASID is to be run on the same host CPU. | |
5013 | * 2) or this VMCB was executed on different host CPU in previous VMRUNs. | |
5014 | */ | |
5015 | if (sd->sev_vmcbs[asid] == svm->vmcb && | |
5016 | svm->last_cpu == cpu) | |
5017 | return; | |
5018 | ||
5019 | svm->last_cpu = cpu; | |
5020 | sd->sev_vmcbs[asid] = svm->vmcb; | |
5021 | svm->vmcb->control.tlb_ctl = TLB_CONTROL_FLUSH_ASID; | |
5022 | mark_dirty(svm->vmcb, VMCB_ASID); | |
5023 | } | |
5024 | ||
e756fc62 | 5025 | static void pre_svm_run(struct vcpu_svm *svm) |
6aa8b732 AK |
5026 | { |
5027 | int cpu = raw_smp_processor_id(); | |
5028 | ||
0fe1e009 | 5029 | struct svm_cpu_data *sd = per_cpu(svm_data, cpu); |
6aa8b732 | 5030 | |
70cd94e6 BS |
5031 | if (sev_guest(svm->vcpu.kvm)) |
5032 | return pre_sev_run(svm, cpu); | |
5033 | ||
4b656b12 | 5034 | /* FIXME: handle wraparound of asid_generation */ |
0fe1e009 TH |
5035 | if (svm->asid_generation != sd->asid_generation) |
5036 | new_asid(svm, sd); | |
6aa8b732 AK |
5037 | } |
5038 | ||
95ba8273 GN |
5039 | static void svm_inject_nmi(struct kvm_vcpu *vcpu) |
5040 | { | |
5041 | struct vcpu_svm *svm = to_svm(vcpu); | |
5042 | ||
5043 | svm->vmcb->control.event_inj = SVM_EVTINJ_VALID | SVM_EVTINJ_TYPE_NMI; | |
5044 | vcpu->arch.hflags |= HF_NMI_MASK; | |
8a05a1b8 | 5045 | set_intercept(svm, INTERCEPT_IRET); |
95ba8273 GN |
5046 | ++vcpu->stat.nmi_injections; |
5047 | } | |
6aa8b732 | 5048 | |
85f455f7 | 5049 | static inline void svm_inject_irq(struct vcpu_svm *svm, int irq) |
6aa8b732 AK |
5050 | { |
5051 | struct vmcb_control_area *control; | |
5052 | ||
340d3bc3 | 5053 | /* The following fields are ignored when AVIC is enabled */ |
e756fc62 | 5054 | control = &svm->vmcb->control; |
85f455f7 | 5055 | control->int_vector = irq; |
6aa8b732 AK |
5056 | control->int_ctl &= ~V_INTR_PRIO_MASK; |
5057 | control->int_ctl |= V_IRQ_MASK | | |
5058 | ((/*control->int_vector >> 4*/ 0xf) << V_INTR_PRIO_SHIFT); | |
decdbf6a | 5059 | mark_dirty(svm->vmcb, VMCB_INTR); |
6aa8b732 AK |
5060 | } |
5061 | ||
66fd3f7f | 5062 | static void svm_set_irq(struct kvm_vcpu *vcpu) |
2a8067f1 ED |
5063 | { |
5064 | struct vcpu_svm *svm = to_svm(vcpu); | |
5065 | ||
2af9194d | 5066 | BUG_ON(!(gif_set(svm))); |
cf74a78b | 5067 | |
9fb2d2b4 GN |
5068 | trace_kvm_inj_virq(vcpu->arch.interrupt.nr); |
5069 | ++vcpu->stat.irq_injections; | |
5070 | ||
219b65dc AG |
5071 | svm->vmcb->control.event_inj = vcpu->arch.interrupt.nr | |
5072 | SVM_EVTINJ_VALID | SVM_EVTINJ_TYPE_INTR; | |
2a8067f1 ED |
5073 | } |
5074 | ||
3bbf3565 SS |
5075 | static inline bool svm_nested_virtualize_tpr(struct kvm_vcpu *vcpu) |
5076 | { | |
5077 | return is_guest_mode(vcpu) && (vcpu->arch.hflags & HF_VINTR_MASK); | |
5078 | } | |
5079 | ||
95ba8273 | 5080 | static void update_cr8_intercept(struct kvm_vcpu *vcpu, int tpr, int irr) |
aaacfc9a JR |
5081 | { |
5082 | struct vcpu_svm *svm = to_svm(vcpu); | |
aaacfc9a | 5083 | |
3bbf3565 SS |
5084 | if (svm_nested_virtualize_tpr(vcpu) || |
5085 | kvm_vcpu_apicv_active(vcpu)) | |
88ab24ad JR |
5086 | return; |
5087 | ||
596f3142 RK |
5088 | clr_cr_intercept(svm, INTERCEPT_CR8_WRITE); |
5089 | ||
95ba8273 | 5090 | if (irr == -1) |
aaacfc9a JR |
5091 | return; |
5092 | ||
95ba8273 | 5093 | if (tpr >= irr) |
4ee546b4 | 5094 | set_cr_intercept(svm, INTERCEPT_CR8_WRITE); |
95ba8273 | 5095 | } |
aaacfc9a | 5096 | |
8d860bbe | 5097 | static void svm_set_virtual_apic_mode(struct kvm_vcpu *vcpu) |
8d14695f YZ |
5098 | { |
5099 | return; | |
5100 | } | |
5101 | ||
b2a05fef | 5102 | static bool svm_get_enable_apicv(struct kvm_vcpu *vcpu) |
d62caabb | 5103 | { |
67034bb9 | 5104 | return avic && irqchip_split(vcpu->kvm); |
44a95dae SS |
5105 | } |
5106 | ||
5107 | static void svm_hwapic_irr_update(struct kvm_vcpu *vcpu, int max_irr) | |
5108 | { | |
d62caabb AS |
5109 | } |
5110 | ||
67c9dddc | 5111 | static void svm_hwapic_isr_update(struct kvm_vcpu *vcpu, int max_isr) |
44a95dae | 5112 | { |
d62caabb AS |
5113 | } |
5114 | ||
44a95dae | 5115 | /* Note: Currently only used by Hyper-V. */ |
d62caabb | 5116 | static void svm_refresh_apicv_exec_ctrl(struct kvm_vcpu *vcpu) |
c7c9c56c | 5117 | { |
44a95dae SS |
5118 | struct vcpu_svm *svm = to_svm(vcpu); |
5119 | struct vmcb *vmcb = svm->vmcb; | |
5120 | ||
c57cd3c8 SS |
5121 | if (kvm_vcpu_apicv_active(vcpu)) |
5122 | vmcb->control.int_ctl |= AVIC_ENABLE_MASK; | |
5123 | else | |
5124 | vmcb->control.int_ctl &= ~AVIC_ENABLE_MASK; | |
5125 | mark_dirty(vmcb, VMCB_AVIC); | |
c7c9c56c YZ |
5126 | } |
5127 | ||
6308630b | 5128 | static void svm_load_eoi_exitmap(struct kvm_vcpu *vcpu, u64 *eoi_exit_bitmap) |
c7c9c56c YZ |
5129 | { |
5130 | return; | |
5131 | } | |
5132 | ||
340d3bc3 SS |
5133 | static void svm_deliver_avic_intr(struct kvm_vcpu *vcpu, int vec) |
5134 | { | |
5135 | kvm_lapic_set_irr(vec, vcpu->arch.apic); | |
5136 | smp_mb__after_atomic(); | |
5137 | ||
0532dd52 SS |
5138 | if (avic_vcpu_is_running(vcpu)) { |
5139 | int cpuid = vcpu->cpu; | |
5140 | ||
5141 | if (cpuid != get_cpu()) | |
5142 | wrmsrl(SVM_AVIC_DOORBELL, kvm_cpu_get_apicid(cpuid)); | |
5143 | put_cpu(); | |
5144 | } else | |
340d3bc3 SS |
5145 | kvm_vcpu_wake_up(vcpu); |
5146 | } | |
5147 | ||
17e433b5 WL |
5148 | static bool svm_dy_apicv_has_pending_interrupt(struct kvm_vcpu *vcpu) |
5149 | { | |
5150 | return false; | |
5151 | } | |
5152 | ||
411b44ba SS |
5153 | static void svm_ir_list_del(struct vcpu_svm *svm, struct amd_iommu_pi_data *pi) |
5154 | { | |
5155 | unsigned long flags; | |
5156 | struct amd_svm_iommu_ir *cur; | |
5157 | ||
5158 | spin_lock_irqsave(&svm->ir_list_lock, flags); | |
5159 | list_for_each_entry(cur, &svm->ir_list, node) { | |
5160 | if (cur->data != pi->ir_data) | |
5161 | continue; | |
5162 | list_del(&cur->node); | |
5163 | kfree(cur); | |
5164 | break; | |
5165 | } | |
5166 | spin_unlock_irqrestore(&svm->ir_list_lock, flags); | |
5167 | } | |
5168 | ||
5169 | static int svm_ir_list_add(struct vcpu_svm *svm, struct amd_iommu_pi_data *pi) | |
5170 | { | |
5171 | int ret = 0; | |
5172 | unsigned long flags; | |
5173 | struct amd_svm_iommu_ir *ir; | |
5174 | ||
5175 | /** | |
5176 | * In some cases, the existing irte is updaed and re-set, | |
5177 | * so we need to check here if it's already been * added | |
5178 | * to the ir_list. | |
5179 | */ | |
5180 | if (pi->ir_data && (pi->prev_ga_tag != 0)) { | |
5181 | struct kvm *kvm = svm->vcpu.kvm; | |
5182 | u32 vcpu_id = AVIC_GATAG_TO_VCPUID(pi->prev_ga_tag); | |
5183 | struct kvm_vcpu *prev_vcpu = kvm_get_vcpu_by_id(kvm, vcpu_id); | |
5184 | struct vcpu_svm *prev_svm; | |
5185 | ||
5186 | if (!prev_vcpu) { | |
5187 | ret = -EINVAL; | |
5188 | goto out; | |
5189 | } | |
5190 | ||
5191 | prev_svm = to_svm(prev_vcpu); | |
5192 | svm_ir_list_del(prev_svm, pi); | |
5193 | } | |
5194 | ||
5195 | /** | |
5196 | * Allocating new amd_iommu_pi_data, which will get | |
5197 | * add to the per-vcpu ir_list. | |
5198 | */ | |
1ec69647 | 5199 | ir = kzalloc(sizeof(struct amd_svm_iommu_ir), GFP_KERNEL_ACCOUNT); |
411b44ba SS |
5200 | if (!ir) { |
5201 | ret = -ENOMEM; | |
5202 | goto out; | |
5203 | } | |
5204 | ir->data = pi->ir_data; | |
5205 | ||
5206 | spin_lock_irqsave(&svm->ir_list_lock, flags); | |
5207 | list_add(&ir->node, &svm->ir_list); | |
5208 | spin_unlock_irqrestore(&svm->ir_list_lock, flags); | |
5209 | out: | |
5210 | return ret; | |
5211 | } | |
5212 | ||
5213 | /** | |
5214 | * Note: | |
5215 | * The HW cannot support posting multicast/broadcast | |
5216 | * interrupts to a vCPU. So, we still use legacy interrupt | |
5217 | * remapping for these kind of interrupts. | |
5218 | * | |
5219 | * For lowest-priority interrupts, we only support | |
5220 | * those with single CPU as the destination, e.g. user | |
5221 | * configures the interrupts via /proc/irq or uses | |
5222 | * irqbalance to make the interrupts single-CPU. | |
5223 | */ | |
5224 | static int | |
5225 | get_pi_vcpu_info(struct kvm *kvm, struct kvm_kernel_irq_routing_entry *e, | |
5226 | struct vcpu_data *vcpu_info, struct vcpu_svm **svm) | |
5227 | { | |
5228 | struct kvm_lapic_irq irq; | |
5229 | struct kvm_vcpu *vcpu = NULL; | |
5230 | ||
5231 | kvm_set_msi_irq(kvm, e, &irq); | |
5232 | ||
fdcf7562 AG |
5233 | if (!kvm_intr_is_single_vcpu(kvm, &irq, &vcpu) || |
5234 | !kvm_irq_is_postable(&irq)) { | |
411b44ba SS |
5235 | pr_debug("SVM: %s: use legacy intr remap mode for irq %u\n", |
5236 | __func__, irq.vector); | |
5237 | return -1; | |
5238 | } | |
5239 | ||
5240 | pr_debug("SVM: %s: use GA mode for irq %u\n", __func__, | |
5241 | irq.vector); | |
5242 | *svm = to_svm(vcpu); | |
d0ec49d4 | 5243 | vcpu_info->pi_desc_addr = __sme_set(page_to_phys((*svm)->avic_backing_page)); |
411b44ba SS |
5244 | vcpu_info->vector = irq.vector; |
5245 | ||
5246 | return 0; | |
5247 | } | |
5248 | ||
5249 | /* | |
5250 | * svm_update_pi_irte - set IRTE for Posted-Interrupts | |
5251 | * | |
5252 | * @kvm: kvm | |
5253 | * @host_irq: host irq of the interrupt | |
5254 | * @guest_irq: gsi of the interrupt | |
5255 | * @set: set or unset PI | |
5256 | * returns 0 on success, < 0 on failure | |
5257 | */ | |
5258 | static int svm_update_pi_irte(struct kvm *kvm, unsigned int host_irq, | |
5259 | uint32_t guest_irq, bool set) | |
5260 | { | |
5261 | struct kvm_kernel_irq_routing_entry *e; | |
5262 | struct kvm_irq_routing_table *irq_rt; | |
5263 | int idx, ret = -EINVAL; | |
5264 | ||
5265 | if (!kvm_arch_has_assigned_device(kvm) || | |
5266 | !irq_remapping_cap(IRQ_POSTING_CAP)) | |
5267 | return 0; | |
5268 | ||
5269 | pr_debug("SVM: %s: host_irq=%#x, guest_irq=%#x, set=%#x\n", | |
5270 | __func__, host_irq, guest_irq, set); | |
5271 | ||
5272 | idx = srcu_read_lock(&kvm->irq_srcu); | |
5273 | irq_rt = srcu_dereference(kvm->irq_routing, &kvm->irq_srcu); | |
5274 | WARN_ON(guest_irq >= irq_rt->nr_rt_entries); | |
5275 | ||
5276 | hlist_for_each_entry(e, &irq_rt->map[guest_irq], link) { | |
5277 | struct vcpu_data vcpu_info; | |
5278 | struct vcpu_svm *svm = NULL; | |
5279 | ||
5280 | if (e->type != KVM_IRQ_ROUTING_MSI) | |
5281 | continue; | |
5282 | ||
5283 | /** | |
5284 | * Here, we setup with legacy mode in the following cases: | |
5285 | * 1. When cannot target interrupt to a specific vcpu. | |
5286 | * 2. Unsetting posted interrupt. | |
5287 | * 3. APIC virtialization is disabled for the vcpu. | |
fdcf7562 | 5288 | * 4. IRQ has incompatible delivery mode (SMI, INIT, etc) |
411b44ba SS |
5289 | */ |
5290 | if (!get_pi_vcpu_info(kvm, e, &vcpu_info, &svm) && set && | |
5291 | kvm_vcpu_apicv_active(&svm->vcpu)) { | |
5292 | struct amd_iommu_pi_data pi; | |
5293 | ||
5294 | /* Try to enable guest_mode in IRTE */ | |
d0ec49d4 TL |
5295 | pi.base = __sme_set(page_to_phys(svm->avic_backing_page) & |
5296 | AVIC_HPA_MASK); | |
81811c16 | 5297 | pi.ga_tag = AVIC_GATAG(to_kvm_svm(kvm)->avic_vm_id, |
411b44ba SS |
5298 | svm->vcpu.vcpu_id); |
5299 | pi.is_guest_mode = true; | |
5300 | pi.vcpu_data = &vcpu_info; | |
5301 | ret = irq_set_vcpu_affinity(host_irq, &pi); | |
5302 | ||
5303 | /** | |
5304 | * Here, we successfully setting up vcpu affinity in | |
5305 | * IOMMU guest mode. Now, we need to store the posted | |
5306 | * interrupt information in a per-vcpu ir_list so that | |
5307 | * we can reference to them directly when we update vcpu | |
5308 | * scheduling information in IOMMU irte. | |
5309 | */ | |
5310 | if (!ret && pi.is_guest_mode) | |
5311 | svm_ir_list_add(svm, &pi); | |
5312 | } else { | |
5313 | /* Use legacy mode in IRTE */ | |
5314 | struct amd_iommu_pi_data pi; | |
5315 | ||
5316 | /** | |
5317 | * Here, pi is used to: | |
5318 | * - Tell IOMMU to use legacy mode for this interrupt. | |
5319 | * - Retrieve ga_tag of prior interrupt remapping data. | |
5320 | */ | |
5321 | pi.is_guest_mode = false; | |
5322 | ret = irq_set_vcpu_affinity(host_irq, &pi); | |
5323 | ||
5324 | /** | |
5325 | * Check if the posted interrupt was previously | |
5326 | * setup with the guest_mode by checking if the ga_tag | |
5327 | * was cached. If so, we need to clean up the per-vcpu | |
5328 | * ir_list. | |
5329 | */ | |
5330 | if (!ret && pi.prev_ga_tag) { | |
5331 | int id = AVIC_GATAG_TO_VCPUID(pi.prev_ga_tag); | |
5332 | struct kvm_vcpu *vcpu; | |
5333 | ||
5334 | vcpu = kvm_get_vcpu_by_id(kvm, id); | |
5335 | if (vcpu) | |
5336 | svm_ir_list_del(to_svm(vcpu), &pi); | |
5337 | } | |
5338 | } | |
5339 | ||
5340 | if (!ret && svm) { | |
2698d82e | 5341 | trace_kvm_pi_irte_update(host_irq, svm->vcpu.vcpu_id, |
5342 | e->gsi, vcpu_info.vector, | |
411b44ba SS |
5343 | vcpu_info.pi_desc_addr, set); |
5344 | } | |
5345 | ||
5346 | if (ret < 0) { | |
5347 | pr_err("%s: failed to update PI IRTE\n", __func__); | |
5348 | goto out; | |
5349 | } | |
5350 | } | |
5351 | ||
5352 | ret = 0; | |
5353 | out: | |
5354 | srcu_read_unlock(&kvm->irq_srcu, idx); | |
5355 | return ret; | |
5356 | } | |
5357 | ||
95ba8273 GN |
5358 | static int svm_nmi_allowed(struct kvm_vcpu *vcpu) |
5359 | { | |
5360 | struct vcpu_svm *svm = to_svm(vcpu); | |
5361 | struct vmcb *vmcb = svm->vmcb; | |
924584cc JR |
5362 | int ret; |
5363 | ret = !(vmcb->control.int_state & SVM_INTERRUPT_SHADOW_MASK) && | |
5364 | !(svm->vcpu.arch.hflags & HF_NMI_MASK); | |
5365 | ret = ret && gif_set(svm) && nested_svm_nmi(svm); | |
5366 | ||
5367 | return ret; | |
aaacfc9a JR |
5368 | } |
5369 | ||
3cfc3092 JK |
5370 | static bool svm_get_nmi_mask(struct kvm_vcpu *vcpu) |
5371 | { | |
5372 | struct vcpu_svm *svm = to_svm(vcpu); | |
5373 | ||
5374 | return !!(svm->vcpu.arch.hflags & HF_NMI_MASK); | |
5375 | } | |
5376 | ||
5377 | static void svm_set_nmi_mask(struct kvm_vcpu *vcpu, bool masked) | |
5378 | { | |
5379 | struct vcpu_svm *svm = to_svm(vcpu); | |
5380 | ||
5381 | if (masked) { | |
5382 | svm->vcpu.arch.hflags |= HF_NMI_MASK; | |
8a05a1b8 | 5383 | set_intercept(svm, INTERCEPT_IRET); |
3cfc3092 JK |
5384 | } else { |
5385 | svm->vcpu.arch.hflags &= ~HF_NMI_MASK; | |
8a05a1b8 | 5386 | clr_intercept(svm, INTERCEPT_IRET); |
3cfc3092 JK |
5387 | } |
5388 | } | |
5389 | ||
78646121 GN |
5390 | static int svm_interrupt_allowed(struct kvm_vcpu *vcpu) |
5391 | { | |
5392 | struct vcpu_svm *svm = to_svm(vcpu); | |
5393 | struct vmcb *vmcb = svm->vmcb; | |
7fcdb510 JR |
5394 | int ret; |
5395 | ||
5396 | if (!gif_set(svm) || | |
5397 | (vmcb->control.int_state & SVM_INTERRUPT_SHADOW_MASK)) | |
5398 | return 0; | |
5399 | ||
f6e78475 | 5400 | ret = !!(kvm_get_rflags(vcpu) & X86_EFLAGS_IF); |
7fcdb510 | 5401 | |
2030753d | 5402 | if (is_guest_mode(vcpu)) |
7fcdb510 JR |
5403 | return ret && !(svm->vcpu.arch.hflags & HF_VINTR_MASK); |
5404 | ||
5405 | return ret; | |
78646121 GN |
5406 | } |
5407 | ||
c9a7953f | 5408 | static void enable_irq_window(struct kvm_vcpu *vcpu) |
6aa8b732 | 5409 | { |
219b65dc | 5410 | struct vcpu_svm *svm = to_svm(vcpu); |
219b65dc | 5411 | |
340d3bc3 SS |
5412 | if (kvm_vcpu_apicv_active(vcpu)) |
5413 | return; | |
5414 | ||
e0231715 JR |
5415 | /* |
5416 | * In case GIF=0 we can't rely on the CPU to tell us when GIF becomes | |
5417 | * 1, because that's a separate STGI/VMRUN intercept. The next time we | |
5418 | * get that intercept, this function will be called again though and | |
640bd6e5 JN |
5419 | * we'll get the vintr intercept. However, if the vGIF feature is |
5420 | * enabled, the STGI interception will not occur. Enable the irq | |
5421 | * window under the assumption that the hardware will set the GIF. | |
e0231715 | 5422 | */ |
640bd6e5 | 5423 | if ((vgif_enabled(svm) || gif_set(svm)) && nested_svm_intr(svm)) { |
219b65dc AG |
5424 | svm_set_vintr(svm); |
5425 | svm_inject_irq(svm, 0x0); | |
5426 | } | |
85f455f7 ED |
5427 | } |
5428 | ||
c9a7953f | 5429 | static void enable_nmi_window(struct kvm_vcpu *vcpu) |
c1150d8c | 5430 | { |
04d2cc77 | 5431 | struct vcpu_svm *svm = to_svm(vcpu); |
c1150d8c | 5432 | |
44c11430 GN |
5433 | if ((svm->vcpu.arch.hflags & (HF_NMI_MASK | HF_IRET_MASK)) |
5434 | == HF_NMI_MASK) | |
c9a7953f | 5435 | return; /* IRET will cause a vm exit */ |
44c11430 | 5436 | |
640bd6e5 JN |
5437 | if (!gif_set(svm)) { |
5438 | if (vgif_enabled(svm)) | |
5439 | set_intercept(svm, INTERCEPT_STGI); | |
1a5e1852 | 5440 | return; /* STGI will cause a vm exit */ |
640bd6e5 | 5441 | } |
1a5e1852 LP |
5442 | |
5443 | if (svm->nested.exit_required) | |
5444 | return; /* we're not going to run the guest yet */ | |
5445 | ||
e0231715 JR |
5446 | /* |
5447 | * Something prevents NMI from been injected. Single step over possible | |
5448 | * problem (IRET or exception injection or interrupt shadow) | |
5449 | */ | |
ab2f4d73 | 5450 | svm->nmi_singlestep_guest_rflags = svm_get_rflags(vcpu); |
6be7d306 | 5451 | svm->nmi_singlestep = true; |
44c11430 | 5452 | svm->vmcb->save.rflags |= (X86_EFLAGS_TF | X86_EFLAGS_RF); |
c1150d8c DL |
5453 | } |
5454 | ||
cbc94022 IE |
5455 | static int svm_set_tss_addr(struct kvm *kvm, unsigned int addr) |
5456 | { | |
5457 | return 0; | |
5458 | } | |
5459 | ||
2ac52ab8 SC |
5460 | static int svm_set_identity_map_addr(struct kvm *kvm, u64 ident_addr) |
5461 | { | |
5462 | return 0; | |
5463 | } | |
5464 | ||
c2ba05cc | 5465 | static void svm_flush_tlb(struct kvm_vcpu *vcpu, bool invalidate_gpa) |
d9e368d6 | 5466 | { |
38e5e92f JR |
5467 | struct vcpu_svm *svm = to_svm(vcpu); |
5468 | ||
5469 | if (static_cpu_has(X86_FEATURE_FLUSHBYASID)) | |
5470 | svm->vmcb->control.tlb_ctl = TLB_CONTROL_FLUSH_ASID; | |
5471 | else | |
5472 | svm->asid_generation--; | |
d9e368d6 AK |
5473 | } |
5474 | ||
faff8758 JS |
5475 | static void svm_flush_tlb_gva(struct kvm_vcpu *vcpu, gva_t gva) |
5476 | { | |
5477 | struct vcpu_svm *svm = to_svm(vcpu); | |
5478 | ||
5479 | invlpga(gva, svm->vmcb->control.asid); | |
5480 | } | |
5481 | ||
04d2cc77 AK |
5482 | static void svm_prepare_guest_switch(struct kvm_vcpu *vcpu) |
5483 | { | |
5484 | } | |
5485 | ||
d7bf8221 JR |
5486 | static inline void sync_cr8_to_lapic(struct kvm_vcpu *vcpu) |
5487 | { | |
5488 | struct vcpu_svm *svm = to_svm(vcpu); | |
5489 | ||
3bbf3565 | 5490 | if (svm_nested_virtualize_tpr(vcpu)) |
88ab24ad JR |
5491 | return; |
5492 | ||
4ee546b4 | 5493 | if (!is_cr_intercept(svm, INTERCEPT_CR8_WRITE)) { |
d7bf8221 | 5494 | int cr8 = svm->vmcb->control.int_ctl & V_TPR_MASK; |
615d5193 | 5495 | kvm_set_cr8(vcpu, cr8); |
d7bf8221 JR |
5496 | } |
5497 | } | |
5498 | ||
649d6864 JR |
5499 | static inline void sync_lapic_to_cr8(struct kvm_vcpu *vcpu) |
5500 | { | |
5501 | struct vcpu_svm *svm = to_svm(vcpu); | |
5502 | u64 cr8; | |
5503 | ||
3bbf3565 SS |
5504 | if (svm_nested_virtualize_tpr(vcpu) || |
5505 | kvm_vcpu_apicv_active(vcpu)) | |
88ab24ad JR |
5506 | return; |
5507 | ||
649d6864 JR |
5508 | cr8 = kvm_get_cr8(vcpu); |
5509 | svm->vmcb->control.int_ctl &= ~V_TPR_MASK; | |
5510 | svm->vmcb->control.int_ctl |= cr8 & V_TPR_MASK; | |
5511 | } | |
5512 | ||
9222be18 GN |
5513 | static void svm_complete_interrupts(struct vcpu_svm *svm) |
5514 | { | |
5515 | u8 vector; | |
5516 | int type; | |
5517 | u32 exitintinfo = svm->vmcb->control.exit_int_info; | |
66b7138f JK |
5518 | unsigned int3_injected = svm->int3_injected; |
5519 | ||
5520 | svm->int3_injected = 0; | |
9222be18 | 5521 | |
bd3d1ec3 AK |
5522 | /* |
5523 | * If we've made progress since setting HF_IRET_MASK, we've | |
5524 | * executed an IRET and can allow NMI injection. | |
5525 | */ | |
5526 | if ((svm->vcpu.arch.hflags & HF_IRET_MASK) | |
5527 | && kvm_rip_read(&svm->vcpu) != svm->nmi_iret_rip) { | |
44c11430 | 5528 | svm->vcpu.arch.hflags &= ~(HF_NMI_MASK | HF_IRET_MASK); |
3842d135 AK |
5529 | kvm_make_request(KVM_REQ_EVENT, &svm->vcpu); |
5530 | } | |
44c11430 | 5531 | |
9222be18 GN |
5532 | svm->vcpu.arch.nmi_injected = false; |
5533 | kvm_clear_exception_queue(&svm->vcpu); | |
5534 | kvm_clear_interrupt_queue(&svm->vcpu); | |
5535 | ||
5536 | if (!(exitintinfo & SVM_EXITINTINFO_VALID)) | |
5537 | return; | |
5538 | ||
3842d135 AK |
5539 | kvm_make_request(KVM_REQ_EVENT, &svm->vcpu); |
5540 | ||
9222be18 GN |
5541 | vector = exitintinfo & SVM_EXITINTINFO_VEC_MASK; |
5542 | type = exitintinfo & SVM_EXITINTINFO_TYPE_MASK; | |
5543 | ||
5544 | switch (type) { | |
5545 | case SVM_EXITINTINFO_TYPE_NMI: | |
5546 | svm->vcpu.arch.nmi_injected = true; | |
5547 | break; | |
5548 | case SVM_EXITINTINFO_TYPE_EXEPT: | |
66b7138f JK |
5549 | /* |
5550 | * In case of software exceptions, do not reinject the vector, | |
5551 | * but re-execute the instruction instead. Rewind RIP first | |
5552 | * if we emulated INT3 before. | |
5553 | */ | |
5554 | if (kvm_exception_is_soft(vector)) { | |
5555 | if (vector == BP_VECTOR && int3_injected && | |
5556 | kvm_is_linear_rip(&svm->vcpu, svm->int3_rip)) | |
5557 | kvm_rip_write(&svm->vcpu, | |
5558 | kvm_rip_read(&svm->vcpu) - | |
5559 | int3_injected); | |
9222be18 | 5560 | break; |
66b7138f | 5561 | } |
9222be18 GN |
5562 | if (exitintinfo & SVM_EXITINTINFO_VALID_ERR) { |
5563 | u32 err = svm->vmcb->control.exit_int_info_err; | |
ce7ddec4 | 5564 | kvm_requeue_exception_e(&svm->vcpu, vector, err); |
9222be18 GN |
5565 | |
5566 | } else | |
ce7ddec4 | 5567 | kvm_requeue_exception(&svm->vcpu, vector); |
9222be18 GN |
5568 | break; |
5569 | case SVM_EXITINTINFO_TYPE_INTR: | |
66fd3f7f | 5570 | kvm_queue_interrupt(&svm->vcpu, vector, false); |
9222be18 GN |
5571 | break; |
5572 | default: | |
5573 | break; | |
5574 | } | |
5575 | } | |
5576 | ||
b463a6f7 AK |
5577 | static void svm_cancel_injection(struct kvm_vcpu *vcpu) |
5578 | { | |
5579 | struct vcpu_svm *svm = to_svm(vcpu); | |
5580 | struct vmcb_control_area *control = &svm->vmcb->control; | |
5581 | ||
5582 | control->exit_int_info = control->event_inj; | |
5583 | control->exit_int_info_err = control->event_inj_err; | |
5584 | control->event_inj = 0; | |
5585 | svm_complete_interrupts(svm); | |
5586 | } | |
5587 | ||
851ba692 | 5588 | static void svm_vcpu_run(struct kvm_vcpu *vcpu) |
6aa8b732 | 5589 | { |
a2fa3e9f | 5590 | struct vcpu_svm *svm = to_svm(vcpu); |
d9e368d6 | 5591 | |
2041a06a JR |
5592 | svm->vmcb->save.rax = vcpu->arch.regs[VCPU_REGS_RAX]; |
5593 | svm->vmcb->save.rsp = vcpu->arch.regs[VCPU_REGS_RSP]; | |
5594 | svm->vmcb->save.rip = vcpu->arch.regs[VCPU_REGS_RIP]; | |
5595 | ||
cd3ff653 JR |
5596 | /* |
5597 | * A vmexit emulation is required before the vcpu can be executed | |
5598 | * again. | |
5599 | */ | |
5600 | if (unlikely(svm->nested.exit_required)) | |
5601 | return; | |
5602 | ||
a12713c2 LP |
5603 | /* |
5604 | * Disable singlestep if we're injecting an interrupt/exception. | |
5605 | * We don't want our modified rflags to be pushed on the stack where | |
5606 | * we might not be able to easily reset them if we disabled NMI | |
5607 | * singlestep later. | |
5608 | */ | |
5609 | if (svm->nmi_singlestep && svm->vmcb->control.event_inj) { | |
5610 | /* | |
5611 | * Event injection happens before external interrupts cause a | |
5612 | * vmexit and interrupts are disabled here, so smp_send_reschedule | |
5613 | * is enough to force an immediate vmexit. | |
5614 | */ | |
5615 | disable_nmi_singlestep(svm); | |
5616 | smp_send_reschedule(vcpu->cpu); | |
5617 | } | |
5618 | ||
e756fc62 | 5619 | pre_svm_run(svm); |
6aa8b732 | 5620 | |
649d6864 JR |
5621 | sync_lapic_to_cr8(vcpu); |
5622 | ||
cda0ffdd | 5623 | svm->vmcb->save.cr2 = vcpu->arch.cr2; |
6aa8b732 | 5624 | |
04d2cc77 | 5625 | clgi(); |
1811d979 | 5626 | kvm_load_guest_xcr0(vcpu); |
04d2cc77 | 5627 | |
b6c4bc65 WL |
5628 | if (lapic_in_kernel(vcpu) && |
5629 | vcpu->arch.apic->lapic_timer.timer_advance_ns) | |
5630 | kvm_wait_lapic_expire(vcpu); | |
5631 | ||
b2ac58f9 KA |
5632 | /* |
5633 | * If this vCPU has touched SPEC_CTRL, restore the guest's value if | |
5634 | * it's non-zero. Since vmentry is serialising on affected CPUs, there | |
5635 | * is no need to worry about the conditional branch over the wrmsr | |
5636 | * being speculatively taken. | |
5637 | */ | |
ccbcd267 | 5638 | x86_spec_ctrl_set_guest(svm->spec_ctrl, svm->virt_spec_ctrl); |
b2ac58f9 | 5639 | |
024d83ca TG |
5640 | local_irq_enable(); |
5641 | ||
6aa8b732 | 5642 | asm volatile ( |
7454766f AK |
5643 | "push %%" _ASM_BP "; \n\t" |
5644 | "mov %c[rbx](%[svm]), %%" _ASM_BX " \n\t" | |
5645 | "mov %c[rcx](%[svm]), %%" _ASM_CX " \n\t" | |
5646 | "mov %c[rdx](%[svm]), %%" _ASM_DX " \n\t" | |
5647 | "mov %c[rsi](%[svm]), %%" _ASM_SI " \n\t" | |
5648 | "mov %c[rdi](%[svm]), %%" _ASM_DI " \n\t" | |
5649 | "mov %c[rbp](%[svm]), %%" _ASM_BP " \n\t" | |
05b3e0c2 | 5650 | #ifdef CONFIG_X86_64 |
fb3f0f51 RR |
5651 | "mov %c[r8](%[svm]), %%r8 \n\t" |
5652 | "mov %c[r9](%[svm]), %%r9 \n\t" | |
5653 | "mov %c[r10](%[svm]), %%r10 \n\t" | |
5654 | "mov %c[r11](%[svm]), %%r11 \n\t" | |
5655 | "mov %c[r12](%[svm]), %%r12 \n\t" | |
5656 | "mov %c[r13](%[svm]), %%r13 \n\t" | |
5657 | "mov %c[r14](%[svm]), %%r14 \n\t" | |
5658 | "mov %c[r15](%[svm]), %%r15 \n\t" | |
6aa8b732 AK |
5659 | #endif |
5660 | ||
6aa8b732 | 5661 | /* Enter guest mode */ |
7454766f AK |
5662 | "push %%" _ASM_AX " \n\t" |
5663 | "mov %c[vmcb](%[svm]), %%" _ASM_AX " \n\t" | |
ac5ffda2 UB |
5664 | __ex("vmload %%" _ASM_AX) "\n\t" |
5665 | __ex("vmrun %%" _ASM_AX) "\n\t" | |
5666 | __ex("vmsave %%" _ASM_AX) "\n\t" | |
7454766f | 5667 | "pop %%" _ASM_AX " \n\t" |
6aa8b732 AK |
5668 | |
5669 | /* Save guest registers, load host registers */ | |
7454766f AK |
5670 | "mov %%" _ASM_BX ", %c[rbx](%[svm]) \n\t" |
5671 | "mov %%" _ASM_CX ", %c[rcx](%[svm]) \n\t" | |
5672 | "mov %%" _ASM_DX ", %c[rdx](%[svm]) \n\t" | |
5673 | "mov %%" _ASM_SI ", %c[rsi](%[svm]) \n\t" | |
5674 | "mov %%" _ASM_DI ", %c[rdi](%[svm]) \n\t" | |
5675 | "mov %%" _ASM_BP ", %c[rbp](%[svm]) \n\t" | |
05b3e0c2 | 5676 | #ifdef CONFIG_X86_64 |
fb3f0f51 RR |
5677 | "mov %%r8, %c[r8](%[svm]) \n\t" |
5678 | "mov %%r9, %c[r9](%[svm]) \n\t" | |
5679 | "mov %%r10, %c[r10](%[svm]) \n\t" | |
5680 | "mov %%r11, %c[r11](%[svm]) \n\t" | |
5681 | "mov %%r12, %c[r12](%[svm]) \n\t" | |
5682 | "mov %%r13, %c[r13](%[svm]) \n\t" | |
5683 | "mov %%r14, %c[r14](%[svm]) \n\t" | |
5684 | "mov %%r15, %c[r15](%[svm]) \n\t" | |
0cb5b306 JM |
5685 | /* |
5686 | * Clear host registers marked as clobbered to prevent | |
5687 | * speculative use. | |
5688 | */ | |
43ce76ce UB |
5689 | "xor %%r8d, %%r8d \n\t" |
5690 | "xor %%r9d, %%r9d \n\t" | |
5691 | "xor %%r10d, %%r10d \n\t" | |
5692 | "xor %%r11d, %%r11d \n\t" | |
5693 | "xor %%r12d, %%r12d \n\t" | |
5694 | "xor %%r13d, %%r13d \n\t" | |
5695 | "xor %%r14d, %%r14d \n\t" | |
5696 | "xor %%r15d, %%r15d \n\t" | |
6aa8b732 | 5697 | #endif |
43ce76ce UB |
5698 | "xor %%ebx, %%ebx \n\t" |
5699 | "xor %%ecx, %%ecx \n\t" | |
5700 | "xor %%edx, %%edx \n\t" | |
5701 | "xor %%esi, %%esi \n\t" | |
5702 | "xor %%edi, %%edi \n\t" | |
7454766f | 5703 | "pop %%" _ASM_BP |
6aa8b732 | 5704 | : |
fb3f0f51 | 5705 | : [svm]"a"(svm), |
6aa8b732 | 5706 | [vmcb]"i"(offsetof(struct vcpu_svm, vmcb_pa)), |
ad312c7c ZX |
5707 | [rbx]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_RBX])), |
5708 | [rcx]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_RCX])), | |
5709 | [rdx]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_RDX])), | |
5710 | [rsi]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_RSI])), | |
5711 | [rdi]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_RDI])), | |
5712 | [rbp]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_RBP])) | |
05b3e0c2 | 5713 | #ifdef CONFIG_X86_64 |
ad312c7c ZX |
5714 | , [r8]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_R8])), |
5715 | [r9]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_R9])), | |
5716 | [r10]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_R10])), | |
5717 | [r11]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_R11])), | |
5718 | [r12]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_R12])), | |
5719 | [r13]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_R13])), | |
5720 | [r14]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_R14])), | |
5721 | [r15]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_R15])) | |
6aa8b732 | 5722 | #endif |
54a08c04 LV |
5723 | : "cc", "memory" |
5724 | #ifdef CONFIG_X86_64 | |
7454766f | 5725 | , "rbx", "rcx", "rdx", "rsi", "rdi" |
54a08c04 | 5726 | , "r8", "r9", "r10", "r11" , "r12", "r13", "r14", "r15" |
7454766f AK |
5727 | #else |
5728 | , "ebx", "ecx", "edx", "esi", "edi" | |
54a08c04 LV |
5729 | #endif |
5730 | ); | |
6aa8b732 | 5731 | |
15e6c22f TG |
5732 | /* Eliminate branch target predictions from guest mode */ |
5733 | vmexit_fill_RSB(); | |
5734 | ||
5735 | #ifdef CONFIG_X86_64 | |
5736 | wrmsrl(MSR_GS_BASE, svm->host.gs_base); | |
5737 | #else | |
5738 | loadsegment(fs, svm->host.fs); | |
5739 | #ifndef CONFIG_X86_32_LAZY_GS | |
5740 | loadsegment(gs, svm->host.gs); | |
5741 | #endif | |
5742 | #endif | |
5743 | ||
b2ac58f9 KA |
5744 | /* |
5745 | * We do not use IBRS in the kernel. If this vCPU has used the | |
5746 | * SPEC_CTRL MSR it may have left it on; save the value and | |
5747 | * turn it off. This is much more efficient than blindly adding | |
5748 | * it to the atomic save/restore list. Especially as the former | |
5749 | * (Saving guest MSRs on vmexit) doesn't even exist in KVM. | |
5750 | * | |
5751 | * For non-nested case: | |
5752 | * If the L01 MSR bitmap does not intercept the MSR, then we need to | |
5753 | * save it. | |
5754 | * | |
5755 | * For nested case: | |
5756 | * If the L02 MSR bitmap does not intercept the MSR, then we need to | |
5757 | * save it. | |
5758 | */ | |
946fbbc1 | 5759 | if (unlikely(!msr_write_intercepted(vcpu, MSR_IA32_SPEC_CTRL))) |
ecb586bd | 5760 | svm->spec_ctrl = native_read_msr(MSR_IA32_SPEC_CTRL); |
b2ac58f9 | 5761 | |
6aa8b732 AK |
5762 | reload_tss(vcpu); |
5763 | ||
56ba47dd AK |
5764 | local_irq_disable(); |
5765 | ||
024d83ca TG |
5766 | x86_spec_ctrl_restore_host(svm->spec_ctrl, svm->virt_spec_ctrl); |
5767 | ||
13c34e07 AK |
5768 | vcpu->arch.cr2 = svm->vmcb->save.cr2; |
5769 | vcpu->arch.regs[VCPU_REGS_RAX] = svm->vmcb->save.rax; | |
5770 | vcpu->arch.regs[VCPU_REGS_RSP] = svm->vmcb->save.rsp; | |
5771 | vcpu->arch.regs[VCPU_REGS_RIP] = svm->vmcb->save.rip; | |
5772 | ||
3781c01c | 5773 | if (unlikely(svm->vmcb->control.exit_code == SVM_EXIT_NMI)) |
dd60d217 | 5774 | kvm_before_interrupt(&svm->vcpu); |
3781c01c | 5775 | |
1811d979 | 5776 | kvm_put_guest_xcr0(vcpu); |
3781c01c JR |
5777 | stgi(); |
5778 | ||
5779 | /* Any pending NMI will happen here */ | |
5780 | ||
5781 | if (unlikely(svm->vmcb->control.exit_code == SVM_EXIT_NMI)) | |
dd60d217 | 5782 | kvm_after_interrupt(&svm->vcpu); |
3781c01c | 5783 | |
d7bf8221 JR |
5784 | sync_cr8_to_lapic(vcpu); |
5785 | ||
a2fa3e9f | 5786 | svm->next_rip = 0; |
9222be18 | 5787 | |
38e5e92f JR |
5788 | svm->vmcb->control.tlb_ctl = TLB_CONTROL_DO_NOTHING; |
5789 | ||
631bc487 GN |
5790 | /* if exit due to PF check for async PF */ |
5791 | if (svm->vmcb->control.exit_code == SVM_EXIT_EXCP_BASE + PF_VECTOR) | |
1261bfa3 | 5792 | svm->vcpu.arch.apf.host_apf_reason = kvm_read_and_reset_pf_reason(); |
631bc487 | 5793 | |
6de4f3ad AK |
5794 | if (npt_enabled) { |
5795 | vcpu->arch.regs_avail &= ~(1 << VCPU_EXREG_PDPTR); | |
5796 | vcpu->arch.regs_dirty &= ~(1 << VCPU_EXREG_PDPTR); | |
5797 | } | |
fe5913e4 JR |
5798 | |
5799 | /* | |
5800 | * We need to handle MC intercepts here before the vcpu has a chance to | |
5801 | * change the physical cpu | |
5802 | */ | |
5803 | if (unlikely(svm->vmcb->control.exit_code == | |
5804 | SVM_EXIT_EXCP_BASE + MC_VECTOR)) | |
5805 | svm_handle_mce(svm); | |
8d28fec4 RJ |
5806 | |
5807 | mark_all_clean(svm->vmcb); | |
6aa8b732 | 5808 | } |
c207aee4 | 5809 | STACK_FRAME_NON_STANDARD(svm_vcpu_run); |
6aa8b732 | 5810 | |
6aa8b732 AK |
5811 | static void svm_set_cr3(struct kvm_vcpu *vcpu, unsigned long root) |
5812 | { | |
a2fa3e9f GH |
5813 | struct vcpu_svm *svm = to_svm(vcpu); |
5814 | ||
d0ec49d4 | 5815 | svm->vmcb->save.cr3 = __sme_set(root); |
dcca1a65 | 5816 | mark_dirty(svm->vmcb, VMCB_CR); |
6aa8b732 AK |
5817 | } |
5818 | ||
1c97f0a0 JR |
5819 | static void set_tdp_cr3(struct kvm_vcpu *vcpu, unsigned long root) |
5820 | { | |
5821 | struct vcpu_svm *svm = to_svm(vcpu); | |
5822 | ||
d0ec49d4 | 5823 | svm->vmcb->control.nested_cr3 = __sme_set(root); |
b2747166 | 5824 | mark_dirty(svm->vmcb, VMCB_NPT); |
1c97f0a0 JR |
5825 | |
5826 | /* Also sync guest cr3 here in case we live migrate */ | |
9f8fe504 | 5827 | svm->vmcb->save.cr3 = kvm_read_cr3(vcpu); |
dcca1a65 | 5828 | mark_dirty(svm->vmcb, VMCB_CR); |
1c97f0a0 JR |
5829 | } |
5830 | ||
6aa8b732 AK |
5831 | static int is_disabled(void) |
5832 | { | |
6031a61c JR |
5833 | u64 vm_cr; |
5834 | ||
5835 | rdmsrl(MSR_VM_CR, vm_cr); | |
5836 | if (vm_cr & (1 << SVM_VM_CR_SVM_DISABLE)) | |
5837 | return 1; | |
5838 | ||
6aa8b732 AK |
5839 | return 0; |
5840 | } | |
5841 | ||
102d8325 IM |
5842 | static void |
5843 | svm_patch_hypercall(struct kvm_vcpu *vcpu, unsigned char *hypercall) | |
5844 | { | |
5845 | /* | |
5846 | * Patch in the VMMCALL instruction: | |
5847 | */ | |
5848 | hypercall[0] = 0x0f; | |
5849 | hypercall[1] = 0x01; | |
5850 | hypercall[2] = 0xd9; | |
102d8325 IM |
5851 | } |
5852 | ||
f257d6dc | 5853 | static int __init svm_check_processor_compat(void) |
002c7f7c | 5854 | { |
f257d6dc | 5855 | return 0; |
002c7f7c YS |
5856 | } |
5857 | ||
774ead3a AK |
5858 | static bool svm_cpu_has_accelerated_tpr(void) |
5859 | { | |
5860 | return false; | |
5861 | } | |
5862 | ||
bc226f07 | 5863 | static bool svm_has_emulated_msr(int index) |
6d396b55 | 5864 | { |
e87555e5 VK |
5865 | switch (index) { |
5866 | case MSR_IA32_MCG_EXT_CTL: | |
95c5c7c7 | 5867 | case MSR_IA32_VMX_BASIC ... MSR_IA32_VMX_VMFUNC: |
e87555e5 VK |
5868 | return false; |
5869 | default: | |
5870 | break; | |
5871 | } | |
5872 | ||
6d396b55 PB |
5873 | return true; |
5874 | } | |
5875 | ||
fc07e76a PB |
5876 | static u64 svm_get_mt_mask(struct kvm_vcpu *vcpu, gfn_t gfn, bool is_mmio) |
5877 | { | |
5878 | return 0; | |
5879 | } | |
5880 | ||
0e851880 SY |
5881 | static void svm_cpuid_update(struct kvm_vcpu *vcpu) |
5882 | { | |
6092d3d3 JR |
5883 | struct vcpu_svm *svm = to_svm(vcpu); |
5884 | ||
5885 | /* Update nrips enabled cache */ | |
d6321d49 | 5886 | svm->nrips_enabled = !!guest_cpuid_has(&svm->vcpu, X86_FEATURE_NRIPS); |
46781eae SS |
5887 | |
5888 | if (!kvm_vcpu_apicv_active(vcpu)) | |
5889 | return; | |
5890 | ||
1b4d56b8 | 5891 | guest_cpuid_clear(vcpu, X86_FEATURE_X2APIC); |
0e851880 SY |
5892 | } |
5893 | ||
50896de4 PB |
5894 | #define F(x) bit(X86_FEATURE_##x) |
5895 | ||
d4330ef2 JR |
5896 | static void svm_set_supported_cpuid(u32 func, struct kvm_cpuid_entry2 *entry) |
5897 | { | |
c2c63a49 | 5898 | switch (func) { |
46781eae SS |
5899 | case 0x1: |
5900 | if (avic) | |
5901 | entry->ecx &= ~bit(X86_FEATURE_X2APIC); | |
5902 | break; | |
4c62a2dc JR |
5903 | case 0x80000001: |
5904 | if (nested) | |
5905 | entry->ecx |= (1 << 2); /* Set SVM bit */ | |
5906 | break; | |
50896de4 PB |
5907 | case 0x80000008: |
5908 | if (boot_cpu_has(X86_FEATURE_LS_CFG_SSBD) || | |
5909 | boot_cpu_has(X86_FEATURE_AMD_SSBD)) | |
5910 | entry->ebx |= F(VIRT_SSBD); | |
5911 | break; | |
c2c63a49 JR |
5912 | case 0x8000000A: |
5913 | entry->eax = 1; /* SVM revision 1 */ | |
5914 | entry->ebx = 8; /* Lets support 8 ASIDs in case we add proper | |
5915 | ASID emulation to nested SVM */ | |
5916 | entry->ecx = 0; /* Reserved */ | |
7a190667 JR |
5917 | entry->edx = 0; /* Per default do not support any |
5918 | additional features */ | |
5919 | ||
5920 | /* Support next_rip if host supports it */ | |
2a6b20b8 | 5921 | if (boot_cpu_has(X86_FEATURE_NRIPS)) |
50896de4 | 5922 | entry->edx |= F(NRIPS); |
c2c63a49 | 5923 | |
3d4aeaad JR |
5924 | /* Support NPT for the guest if enabled */ |
5925 | if (npt_enabled) | |
50896de4 | 5926 | entry->edx |= F(NPT); |
3d4aeaad | 5927 | |
c2c63a49 | 5928 | break; |
8765d753 BS |
5929 | case 0x8000001F: |
5930 | /* Support memory encryption cpuid if host supports it */ | |
5931 | if (boot_cpu_has(X86_FEATURE_SEV)) | |
5932 | cpuid(0x8000001f, &entry->eax, &entry->ebx, | |
5933 | &entry->ecx, &entry->edx); | |
5934 | ||
c2c63a49 | 5935 | } |
d4330ef2 JR |
5936 | } |
5937 | ||
17cc3935 | 5938 | static int svm_get_lpage_level(void) |
344f414f | 5939 | { |
17cc3935 | 5940 | return PT_PDPE_LEVEL; |
344f414f JR |
5941 | } |
5942 | ||
4e47c7a6 SY |
5943 | static bool svm_rdtscp_supported(void) |
5944 | { | |
46896c73 | 5945 | return boot_cpu_has(X86_FEATURE_RDTSCP); |
4e47c7a6 SY |
5946 | } |
5947 | ||
ad756a16 MJ |
5948 | static bool svm_invpcid_supported(void) |
5949 | { | |
5950 | return false; | |
5951 | } | |
5952 | ||
93c4adc7 PB |
5953 | static bool svm_mpx_supported(void) |
5954 | { | |
5955 | return false; | |
5956 | } | |
5957 | ||
55412b2e WL |
5958 | static bool svm_xsaves_supported(void) |
5959 | { | |
5960 | return false; | |
5961 | } | |
5962 | ||
66336cab PB |
5963 | static bool svm_umip_emulated(void) |
5964 | { | |
5965 | return false; | |
5966 | } | |
5967 | ||
86f5201d CP |
5968 | static bool svm_pt_supported(void) |
5969 | { | |
5970 | return false; | |
5971 | } | |
5972 | ||
f5f48ee1 SY |
5973 | static bool svm_has_wbinvd_exit(void) |
5974 | { | |
5975 | return true; | |
5976 | } | |
5977 | ||
8061252e | 5978 | #define PRE_EX(exit) { .exit_code = (exit), \ |
40e19b51 | 5979 | .stage = X86_ICPT_PRE_EXCEPT, } |
cfec82cb | 5980 | #define POST_EX(exit) { .exit_code = (exit), \ |
40e19b51 | 5981 | .stage = X86_ICPT_POST_EXCEPT, } |
d7eb8203 | 5982 | #define POST_MEM(exit) { .exit_code = (exit), \ |
40e19b51 | 5983 | .stage = X86_ICPT_POST_MEMACCESS, } |
cfec82cb | 5984 | |
09941fbb | 5985 | static const struct __x86_intercept { |
cfec82cb JR |
5986 | u32 exit_code; |
5987 | enum x86_intercept_stage stage; | |
cfec82cb JR |
5988 | } x86_intercept_map[] = { |
5989 | [x86_intercept_cr_read] = POST_EX(SVM_EXIT_READ_CR0), | |
5990 | [x86_intercept_cr_write] = POST_EX(SVM_EXIT_WRITE_CR0), | |
5991 | [x86_intercept_clts] = POST_EX(SVM_EXIT_WRITE_CR0), | |
5992 | [x86_intercept_lmsw] = POST_EX(SVM_EXIT_WRITE_CR0), | |
5993 | [x86_intercept_smsw] = POST_EX(SVM_EXIT_READ_CR0), | |
3b88e41a JR |
5994 | [x86_intercept_dr_read] = POST_EX(SVM_EXIT_READ_DR0), |
5995 | [x86_intercept_dr_write] = POST_EX(SVM_EXIT_WRITE_DR0), | |
dee6bb70 JR |
5996 | [x86_intercept_sldt] = POST_EX(SVM_EXIT_LDTR_READ), |
5997 | [x86_intercept_str] = POST_EX(SVM_EXIT_TR_READ), | |
5998 | [x86_intercept_lldt] = POST_EX(SVM_EXIT_LDTR_WRITE), | |
5999 | [x86_intercept_ltr] = POST_EX(SVM_EXIT_TR_WRITE), | |
6000 | [x86_intercept_sgdt] = POST_EX(SVM_EXIT_GDTR_READ), | |
6001 | [x86_intercept_sidt] = POST_EX(SVM_EXIT_IDTR_READ), | |
6002 | [x86_intercept_lgdt] = POST_EX(SVM_EXIT_GDTR_WRITE), | |
6003 | [x86_intercept_lidt] = POST_EX(SVM_EXIT_IDTR_WRITE), | |
01de8b09 JR |
6004 | [x86_intercept_vmrun] = POST_EX(SVM_EXIT_VMRUN), |
6005 | [x86_intercept_vmmcall] = POST_EX(SVM_EXIT_VMMCALL), | |
6006 | [x86_intercept_vmload] = POST_EX(SVM_EXIT_VMLOAD), | |
6007 | [x86_intercept_vmsave] = POST_EX(SVM_EXIT_VMSAVE), | |
6008 | [x86_intercept_stgi] = POST_EX(SVM_EXIT_STGI), | |
6009 | [x86_intercept_clgi] = POST_EX(SVM_EXIT_CLGI), | |
6010 | [x86_intercept_skinit] = POST_EX(SVM_EXIT_SKINIT), | |
6011 | [x86_intercept_invlpga] = POST_EX(SVM_EXIT_INVLPGA), | |
d7eb8203 JR |
6012 | [x86_intercept_rdtscp] = POST_EX(SVM_EXIT_RDTSCP), |
6013 | [x86_intercept_monitor] = POST_MEM(SVM_EXIT_MONITOR), | |
6014 | [x86_intercept_mwait] = POST_EX(SVM_EXIT_MWAIT), | |
8061252e JR |
6015 | [x86_intercept_invlpg] = POST_EX(SVM_EXIT_INVLPG), |
6016 | [x86_intercept_invd] = POST_EX(SVM_EXIT_INVD), | |
6017 | [x86_intercept_wbinvd] = POST_EX(SVM_EXIT_WBINVD), | |
6018 | [x86_intercept_wrmsr] = POST_EX(SVM_EXIT_MSR), | |
6019 | [x86_intercept_rdtsc] = POST_EX(SVM_EXIT_RDTSC), | |
6020 | [x86_intercept_rdmsr] = POST_EX(SVM_EXIT_MSR), | |
6021 | [x86_intercept_rdpmc] = POST_EX(SVM_EXIT_RDPMC), | |
6022 | [x86_intercept_cpuid] = PRE_EX(SVM_EXIT_CPUID), | |
6023 | [x86_intercept_rsm] = PRE_EX(SVM_EXIT_RSM), | |
bf608f88 JR |
6024 | [x86_intercept_pause] = PRE_EX(SVM_EXIT_PAUSE), |
6025 | [x86_intercept_pushf] = PRE_EX(SVM_EXIT_PUSHF), | |
6026 | [x86_intercept_popf] = PRE_EX(SVM_EXIT_POPF), | |
6027 | [x86_intercept_intn] = PRE_EX(SVM_EXIT_SWINT), | |
6028 | [x86_intercept_iret] = PRE_EX(SVM_EXIT_IRET), | |
6029 | [x86_intercept_icebp] = PRE_EX(SVM_EXIT_ICEBP), | |
6030 | [x86_intercept_hlt] = POST_EX(SVM_EXIT_HLT), | |
f6511935 JR |
6031 | [x86_intercept_in] = POST_EX(SVM_EXIT_IOIO), |
6032 | [x86_intercept_ins] = POST_EX(SVM_EXIT_IOIO), | |
6033 | [x86_intercept_out] = POST_EX(SVM_EXIT_IOIO), | |
6034 | [x86_intercept_outs] = POST_EX(SVM_EXIT_IOIO), | |
02d4160f | 6035 | [x86_intercept_xsetbv] = PRE_EX(SVM_EXIT_XSETBV), |
cfec82cb JR |
6036 | }; |
6037 | ||
8061252e | 6038 | #undef PRE_EX |
cfec82cb | 6039 | #undef POST_EX |
d7eb8203 | 6040 | #undef POST_MEM |
cfec82cb | 6041 | |
8a76d7f2 JR |
6042 | static int svm_check_intercept(struct kvm_vcpu *vcpu, |
6043 | struct x86_instruction_info *info, | |
6044 | enum x86_intercept_stage stage) | |
6045 | { | |
cfec82cb JR |
6046 | struct vcpu_svm *svm = to_svm(vcpu); |
6047 | int vmexit, ret = X86EMUL_CONTINUE; | |
6048 | struct __x86_intercept icpt_info; | |
6049 | struct vmcb *vmcb = svm->vmcb; | |
6050 | ||
6051 | if (info->intercept >= ARRAY_SIZE(x86_intercept_map)) | |
6052 | goto out; | |
6053 | ||
6054 | icpt_info = x86_intercept_map[info->intercept]; | |
6055 | ||
40e19b51 | 6056 | if (stage != icpt_info.stage) |
cfec82cb JR |
6057 | goto out; |
6058 | ||
6059 | switch (icpt_info.exit_code) { | |
6060 | case SVM_EXIT_READ_CR0: | |
6061 | if (info->intercept == x86_intercept_cr_read) | |
6062 | icpt_info.exit_code += info->modrm_reg; | |
6063 | break; | |
6064 | case SVM_EXIT_WRITE_CR0: { | |
6065 | unsigned long cr0, val; | |
6066 | u64 intercept; | |
6067 | ||
6068 | if (info->intercept == x86_intercept_cr_write) | |
6069 | icpt_info.exit_code += info->modrm_reg; | |
6070 | ||
62baf44c JK |
6071 | if (icpt_info.exit_code != SVM_EXIT_WRITE_CR0 || |
6072 | info->intercept == x86_intercept_clts) | |
cfec82cb JR |
6073 | break; |
6074 | ||
6075 | intercept = svm->nested.intercept; | |
6076 | ||
6077 | if (!(intercept & (1ULL << INTERCEPT_SELECTIVE_CR0))) | |
6078 | break; | |
6079 | ||
6080 | cr0 = vcpu->arch.cr0 & ~SVM_CR0_SELECTIVE_MASK; | |
6081 | val = info->src_val & ~SVM_CR0_SELECTIVE_MASK; | |
6082 | ||
6083 | if (info->intercept == x86_intercept_lmsw) { | |
6084 | cr0 &= 0xfUL; | |
6085 | val &= 0xfUL; | |
6086 | /* lmsw can't clear PE - catch this here */ | |
6087 | if (cr0 & X86_CR0_PE) | |
6088 | val |= X86_CR0_PE; | |
6089 | } | |
6090 | ||
6091 | if (cr0 ^ val) | |
6092 | icpt_info.exit_code = SVM_EXIT_CR0_SEL_WRITE; | |
6093 | ||
6094 | break; | |
6095 | } | |
3b88e41a JR |
6096 | case SVM_EXIT_READ_DR0: |
6097 | case SVM_EXIT_WRITE_DR0: | |
6098 | icpt_info.exit_code += info->modrm_reg; | |
6099 | break; | |
8061252e JR |
6100 | case SVM_EXIT_MSR: |
6101 | if (info->intercept == x86_intercept_wrmsr) | |
6102 | vmcb->control.exit_info_1 = 1; | |
6103 | else | |
6104 | vmcb->control.exit_info_1 = 0; | |
6105 | break; | |
bf608f88 JR |
6106 | case SVM_EXIT_PAUSE: |
6107 | /* | |
6108 | * We get this for NOP only, but pause | |
6109 | * is rep not, check this here | |
6110 | */ | |
6111 | if (info->rep_prefix != REPE_PREFIX) | |
6112 | goto out; | |
49a8afca | 6113 | break; |
f6511935 JR |
6114 | case SVM_EXIT_IOIO: { |
6115 | u64 exit_info; | |
6116 | u32 bytes; | |
6117 | ||
f6511935 JR |
6118 | if (info->intercept == x86_intercept_in || |
6119 | info->intercept == x86_intercept_ins) { | |
6cbc5f5a JK |
6120 | exit_info = ((info->src_val & 0xffff) << 16) | |
6121 | SVM_IOIO_TYPE_MASK; | |
f6511935 | 6122 | bytes = info->dst_bytes; |
6493f157 | 6123 | } else { |
6cbc5f5a | 6124 | exit_info = (info->dst_val & 0xffff) << 16; |
6493f157 | 6125 | bytes = info->src_bytes; |
f6511935 JR |
6126 | } |
6127 | ||
6128 | if (info->intercept == x86_intercept_outs || | |
6129 | info->intercept == x86_intercept_ins) | |
6130 | exit_info |= SVM_IOIO_STR_MASK; | |
6131 | ||
6132 | if (info->rep_prefix) | |
6133 | exit_info |= SVM_IOIO_REP_MASK; | |
6134 | ||
6135 | bytes = min(bytes, 4u); | |
6136 | ||
6137 | exit_info |= bytes << SVM_IOIO_SIZE_SHIFT; | |
6138 | ||
6139 | exit_info |= (u32)info->ad_bytes << (SVM_IOIO_ASIZE_SHIFT - 1); | |
6140 | ||
6141 | vmcb->control.exit_info_1 = exit_info; | |
6142 | vmcb->control.exit_info_2 = info->next_rip; | |
6143 | ||
6144 | break; | |
6145 | } | |
cfec82cb JR |
6146 | default: |
6147 | break; | |
6148 | } | |
6149 | ||
f104765b BD |
6150 | /* TODO: Advertise NRIPS to guest hypervisor unconditionally */ |
6151 | if (static_cpu_has(X86_FEATURE_NRIPS)) | |
6152 | vmcb->control.next_rip = info->next_rip; | |
cfec82cb JR |
6153 | vmcb->control.exit_code = icpt_info.exit_code; |
6154 | vmexit = nested_svm_exit_handled(svm); | |
6155 | ||
6156 | ret = (vmexit == NESTED_EXIT_DONE) ? X86EMUL_INTERCEPTED | |
6157 | : X86EMUL_CONTINUE; | |
6158 | ||
6159 | out: | |
6160 | return ret; | |
8a76d7f2 JR |
6161 | } |
6162 | ||
95b5a48c | 6163 | static void svm_handle_exit_irqoff(struct kvm_vcpu *vcpu) |
a547c6db | 6164 | { |
d7a08882 | 6165 | |
a547c6db YZ |
6166 | } |
6167 | ||
ae97a3b8 RK |
6168 | static void svm_sched_in(struct kvm_vcpu *vcpu, int cpu) |
6169 | { | |
8566ac8b BM |
6170 | if (pause_filter_thresh) |
6171 | shrink_ple_window(vcpu); | |
ae97a3b8 RK |
6172 | } |
6173 | ||
be8ca170 SS |
6174 | static inline void avic_post_state_restore(struct kvm_vcpu *vcpu) |
6175 | { | |
6176 | if (avic_handle_apic_id_update(vcpu) != 0) | |
6177 | return; | |
98d90582 | 6178 | avic_handle_dfr_update(vcpu); |
be8ca170 SS |
6179 | avic_handle_ldr_update(vcpu); |
6180 | } | |
6181 | ||
74f16909 BP |
6182 | static void svm_setup_mce(struct kvm_vcpu *vcpu) |
6183 | { | |
6184 | /* [63:9] are reserved. */ | |
6185 | vcpu->arch.mcg_cap &= 0x1ff; | |
6186 | } | |
6187 | ||
72d7b374 LP |
6188 | static int svm_smi_allowed(struct kvm_vcpu *vcpu) |
6189 | { | |
05cade71 LP |
6190 | struct vcpu_svm *svm = to_svm(vcpu); |
6191 | ||
6192 | /* Per APM Vol.2 15.22.2 "Response to SMI" */ | |
6193 | if (!gif_set(svm)) | |
6194 | return 0; | |
6195 | ||
6196 | if (is_guest_mode(&svm->vcpu) && | |
6197 | svm->nested.intercept & (1ULL << INTERCEPT_SMI)) { | |
6198 | /* TODO: Might need to set exit_info_1 and exit_info_2 here */ | |
6199 | svm->vmcb->control.exit_code = SVM_EXIT_SMI; | |
6200 | svm->nested.exit_required = true; | |
6201 | return 0; | |
6202 | } | |
6203 | ||
72d7b374 LP |
6204 | return 1; |
6205 | } | |
6206 | ||
0234bf88 LP |
6207 | static int svm_pre_enter_smm(struct kvm_vcpu *vcpu, char *smstate) |
6208 | { | |
05cade71 LP |
6209 | struct vcpu_svm *svm = to_svm(vcpu); |
6210 | int ret; | |
6211 | ||
6212 | if (is_guest_mode(vcpu)) { | |
6213 | /* FED8h - SVM Guest */ | |
6214 | put_smstate(u64, smstate, 0x7ed8, 1); | |
6215 | /* FEE0h - SVM Guest VMCB Physical Address */ | |
6216 | put_smstate(u64, smstate, 0x7ee0, svm->nested.vmcb); | |
6217 | ||
6218 | svm->vmcb->save.rax = vcpu->arch.regs[VCPU_REGS_RAX]; | |
6219 | svm->vmcb->save.rsp = vcpu->arch.regs[VCPU_REGS_RSP]; | |
6220 | svm->vmcb->save.rip = vcpu->arch.regs[VCPU_REGS_RIP]; | |
6221 | ||
6222 | ret = nested_svm_vmexit(svm); | |
6223 | if (ret) | |
6224 | return ret; | |
6225 | } | |
0234bf88 LP |
6226 | return 0; |
6227 | } | |
6228 | ||
ed19321f | 6229 | static int svm_pre_leave_smm(struct kvm_vcpu *vcpu, const char *smstate) |
0234bf88 | 6230 | { |
05cade71 LP |
6231 | struct vcpu_svm *svm = to_svm(vcpu); |
6232 | struct vmcb *nested_vmcb; | |
8c5fbf1a | 6233 | struct kvm_host_map map; |
ed19321f SC |
6234 | u64 guest; |
6235 | u64 vmcb; | |
05cade71 | 6236 | |
ed19321f SC |
6237 | guest = GET_SMSTATE(u64, smstate, 0x7ed8); |
6238 | vmcb = GET_SMSTATE(u64, smstate, 0x7ee0); | |
05cade71 | 6239 | |
ed19321f | 6240 | if (guest) { |
8c5fbf1a | 6241 | if (kvm_vcpu_map(&svm->vcpu, gpa_to_gfn(vmcb), &map) == -EINVAL) |
9ec19493 | 6242 | return 1; |
8c5fbf1a KA |
6243 | nested_vmcb = map.hva; |
6244 | enter_svm_guest_mode(svm, vmcb, nested_vmcb, &map); | |
05cade71 | 6245 | } |
9ec19493 | 6246 | return 0; |
0234bf88 LP |
6247 | } |
6248 | ||
cc3d967f LP |
6249 | static int enable_smi_window(struct kvm_vcpu *vcpu) |
6250 | { | |
6251 | struct vcpu_svm *svm = to_svm(vcpu); | |
6252 | ||
6253 | if (!gif_set(svm)) { | |
6254 | if (vgif_enabled(svm)) | |
6255 | set_intercept(svm, INTERCEPT_STGI); | |
6256 | /* STGI will cause a vm exit */ | |
6257 | return 1; | |
6258 | } | |
6259 | return 0; | |
6260 | } | |
6261 | ||
1654efcb BS |
6262 | static int sev_asid_new(void) |
6263 | { | |
6264 | int pos; | |
6265 | ||
6266 | /* | |
6267 | * SEV-enabled guest must use asid from min_sev_asid to max_sev_asid. | |
6268 | */ | |
6269 | pos = find_next_zero_bit(sev_asid_bitmap, max_sev_asid, min_sev_asid - 1); | |
6270 | if (pos >= max_sev_asid) | |
6271 | return -EBUSY; | |
6272 | ||
6273 | set_bit(pos, sev_asid_bitmap); | |
6274 | return pos + 1; | |
6275 | } | |
6276 | ||
6277 | static int sev_guest_init(struct kvm *kvm, struct kvm_sev_cmd *argp) | |
6278 | { | |
81811c16 | 6279 | struct kvm_sev_info *sev = &to_kvm_svm(kvm)->sev_info; |
1654efcb BS |
6280 | int asid, ret; |
6281 | ||
6282 | ret = -EBUSY; | |
3f14a89d DR |
6283 | if (unlikely(sev->active)) |
6284 | return ret; | |
6285 | ||
1654efcb BS |
6286 | asid = sev_asid_new(); |
6287 | if (asid < 0) | |
6288 | return ret; | |
6289 | ||
6290 | ret = sev_platform_init(&argp->error); | |
6291 | if (ret) | |
6292 | goto e_free; | |
6293 | ||
6294 | sev->active = true; | |
6295 | sev->asid = asid; | |
1e80fdc0 | 6296 | INIT_LIST_HEAD(&sev->regions_list); |
1654efcb BS |
6297 | |
6298 | return 0; | |
6299 | ||
6300 | e_free: | |
6301 | __sev_asid_free(asid); | |
6302 | return ret; | |
6303 | } | |
6304 | ||
59414c98 BS |
6305 | static int sev_bind_asid(struct kvm *kvm, unsigned int handle, int *error) |
6306 | { | |
6307 | struct sev_data_activate *data; | |
6308 | int asid = sev_get_asid(kvm); | |
6309 | int ret; | |
6310 | ||
6311 | wbinvd_on_all_cpus(); | |
6312 | ||
6313 | ret = sev_guest_df_flush(error); | |
6314 | if (ret) | |
6315 | return ret; | |
6316 | ||
1ec69647 | 6317 | data = kzalloc(sizeof(*data), GFP_KERNEL_ACCOUNT); |
59414c98 BS |
6318 | if (!data) |
6319 | return -ENOMEM; | |
6320 | ||
6321 | /* activate ASID on the given handle */ | |
6322 | data->handle = handle; | |
6323 | data->asid = asid; | |
6324 | ret = sev_guest_activate(data, error); | |
6325 | kfree(data); | |
6326 | ||
6327 | return ret; | |
6328 | } | |
6329 | ||
89c50580 | 6330 | static int __sev_issue_cmd(int fd, int id, void *data, int *error) |
59414c98 BS |
6331 | { |
6332 | struct fd f; | |
6333 | int ret; | |
6334 | ||
6335 | f = fdget(fd); | |
6336 | if (!f.file) | |
6337 | return -EBADF; | |
6338 | ||
6339 | ret = sev_issue_cmd_external_user(f.file, id, data, error); | |
6340 | ||
6341 | fdput(f); | |
6342 | return ret; | |
6343 | } | |
6344 | ||
89c50580 BS |
6345 | static int sev_issue_cmd(struct kvm *kvm, int id, void *data, int *error) |
6346 | { | |
81811c16 | 6347 | struct kvm_sev_info *sev = &to_kvm_svm(kvm)->sev_info; |
89c50580 BS |
6348 | |
6349 | return __sev_issue_cmd(sev->fd, id, data, error); | |
6350 | } | |
6351 | ||
59414c98 BS |
6352 | static int sev_launch_start(struct kvm *kvm, struct kvm_sev_cmd *argp) |
6353 | { | |
81811c16 | 6354 | struct kvm_sev_info *sev = &to_kvm_svm(kvm)->sev_info; |
59414c98 BS |
6355 | struct sev_data_launch_start *start; |
6356 | struct kvm_sev_launch_start params; | |
6357 | void *dh_blob, *session_blob; | |
6358 | int *error = &argp->error; | |
6359 | int ret; | |
6360 | ||
6361 | if (!sev_guest(kvm)) | |
6362 | return -ENOTTY; | |
6363 | ||
6364 | if (copy_from_user(¶ms, (void __user *)(uintptr_t)argp->data, sizeof(params))) | |
6365 | return -EFAULT; | |
6366 | ||
1ec69647 | 6367 | start = kzalloc(sizeof(*start), GFP_KERNEL_ACCOUNT); |
59414c98 BS |
6368 | if (!start) |
6369 | return -ENOMEM; | |
6370 | ||
6371 | dh_blob = NULL; | |
6372 | if (params.dh_uaddr) { | |
6373 | dh_blob = psp_copy_user_blob(params.dh_uaddr, params.dh_len); | |
6374 | if (IS_ERR(dh_blob)) { | |
6375 | ret = PTR_ERR(dh_blob); | |
6376 | goto e_free; | |
6377 | } | |
6378 | ||
6379 | start->dh_cert_address = __sme_set(__pa(dh_blob)); | |
6380 | start->dh_cert_len = params.dh_len; | |
6381 | } | |
6382 | ||
6383 | session_blob = NULL; | |
6384 | if (params.session_uaddr) { | |
6385 | session_blob = psp_copy_user_blob(params.session_uaddr, params.session_len); | |
6386 | if (IS_ERR(session_blob)) { | |
6387 | ret = PTR_ERR(session_blob); | |
6388 | goto e_free_dh; | |
6389 | } | |
6390 | ||
6391 | start->session_address = __sme_set(__pa(session_blob)); | |
6392 | start->session_len = params.session_len; | |
6393 | } | |
6394 | ||
6395 | start->handle = params.handle; | |
6396 | start->policy = params.policy; | |
6397 | ||
6398 | /* create memory encryption context */ | |
89c50580 | 6399 | ret = __sev_issue_cmd(argp->sev_fd, SEV_CMD_LAUNCH_START, start, error); |
59414c98 BS |
6400 | if (ret) |
6401 | goto e_free_session; | |
6402 | ||
6403 | /* Bind ASID to this guest */ | |
6404 | ret = sev_bind_asid(kvm, start->handle, error); | |
6405 | if (ret) | |
6406 | goto e_free_session; | |
6407 | ||
6408 | /* return handle to userspace */ | |
6409 | params.handle = start->handle; | |
6410 | if (copy_to_user((void __user *)(uintptr_t)argp->data, ¶ms, sizeof(params))) { | |
6411 | sev_unbind_asid(kvm, start->handle); | |
6412 | ret = -EFAULT; | |
6413 | goto e_free_session; | |
6414 | } | |
6415 | ||
6416 | sev->handle = start->handle; | |
6417 | sev->fd = argp->sev_fd; | |
6418 | ||
6419 | e_free_session: | |
6420 | kfree(session_blob); | |
6421 | e_free_dh: | |
6422 | kfree(dh_blob); | |
6423 | e_free: | |
6424 | kfree(start); | |
6425 | return ret; | |
6426 | } | |
6427 | ||
ede885ec DR |
6428 | static unsigned long get_num_contig_pages(unsigned long idx, |
6429 | struct page **inpages, unsigned long npages) | |
89c50580 BS |
6430 | { |
6431 | unsigned long paddr, next_paddr; | |
ede885ec | 6432 | unsigned long i = idx + 1, pages = 1; |
89c50580 BS |
6433 | |
6434 | /* find the number of contiguous pages starting from idx */ | |
6435 | paddr = __sme_page_pa(inpages[idx]); | |
6436 | while (i < npages) { | |
6437 | next_paddr = __sme_page_pa(inpages[i++]); | |
6438 | if ((paddr + PAGE_SIZE) == next_paddr) { | |
6439 | pages++; | |
6440 | paddr = next_paddr; | |
6441 | continue; | |
6442 | } | |
6443 | break; | |
6444 | } | |
6445 | ||
6446 | return pages; | |
6447 | } | |
6448 | ||
6449 | static int sev_launch_update_data(struct kvm *kvm, struct kvm_sev_cmd *argp) | |
6450 | { | |
ede885ec | 6451 | unsigned long vaddr, vaddr_end, next_vaddr, npages, pages, size, i; |
81811c16 | 6452 | struct kvm_sev_info *sev = &to_kvm_svm(kvm)->sev_info; |
89c50580 BS |
6453 | struct kvm_sev_launch_update_data params; |
6454 | struct sev_data_launch_update_data *data; | |
6455 | struct page **inpages; | |
ede885ec | 6456 | int ret; |
89c50580 BS |
6457 | |
6458 | if (!sev_guest(kvm)) | |
6459 | return -ENOTTY; | |
6460 | ||
6461 | if (copy_from_user(¶ms, (void __user *)(uintptr_t)argp->data, sizeof(params))) | |
6462 | return -EFAULT; | |
6463 | ||
1ec69647 | 6464 | data = kzalloc(sizeof(*data), GFP_KERNEL_ACCOUNT); |
89c50580 BS |
6465 | if (!data) |
6466 | return -ENOMEM; | |
6467 | ||
6468 | vaddr = params.uaddr; | |
6469 | size = params.len; | |
6470 | vaddr_end = vaddr + size; | |
6471 | ||
6472 | /* Lock the user memory. */ | |
6473 | inpages = sev_pin_memory(kvm, vaddr, size, &npages, 1); | |
6474 | if (!inpages) { | |
6475 | ret = -ENOMEM; | |
6476 | goto e_free; | |
6477 | } | |
6478 | ||
6479 | /* | |
6480 | * The LAUNCH_UPDATE command will perform in-place encryption of the | |
6481 | * memory content (i.e it will write the same memory region with C=1). | |
6482 | * It's possible that the cache may contain the data with C=0, i.e., | |
6483 | * unencrypted so invalidate it first. | |
6484 | */ | |
6485 | sev_clflush_pages(inpages, npages); | |
6486 | ||
6487 | for (i = 0; vaddr < vaddr_end; vaddr = next_vaddr, i += pages) { | |
6488 | int offset, len; | |
6489 | ||
6490 | /* | |
6491 | * If the user buffer is not page-aligned, calculate the offset | |
6492 | * within the page. | |
6493 | */ | |
6494 | offset = vaddr & (PAGE_SIZE - 1); | |
6495 | ||
6496 | /* Calculate the number of pages that can be encrypted in one go. */ | |
6497 | pages = get_num_contig_pages(i, inpages, npages); | |
6498 | ||
6499 | len = min_t(size_t, ((pages * PAGE_SIZE) - offset), size); | |
6500 | ||
6501 | data->handle = sev->handle; | |
6502 | data->len = len; | |
6503 | data->address = __sme_page_pa(inpages[i]) + offset; | |
6504 | ret = sev_issue_cmd(kvm, SEV_CMD_LAUNCH_UPDATE_DATA, data, &argp->error); | |
6505 | if (ret) | |
6506 | goto e_unpin; | |
6507 | ||
6508 | size -= len; | |
6509 | next_vaddr = vaddr + len; | |
6510 | } | |
6511 | ||
6512 | e_unpin: | |
6513 | /* content of memory is updated, mark pages dirty */ | |
6514 | for (i = 0; i < npages; i++) { | |
6515 | set_page_dirty_lock(inpages[i]); | |
6516 | mark_page_accessed(inpages[i]); | |
6517 | } | |
6518 | /* unlock the user pages */ | |
6519 | sev_unpin_memory(kvm, inpages, npages); | |
6520 | e_free: | |
6521 | kfree(data); | |
6522 | return ret; | |
6523 | } | |
6524 | ||
0d0736f7 BS |
6525 | static int sev_launch_measure(struct kvm *kvm, struct kvm_sev_cmd *argp) |
6526 | { | |
3e233385 | 6527 | void __user *measure = (void __user *)(uintptr_t)argp->data; |
81811c16 | 6528 | struct kvm_sev_info *sev = &to_kvm_svm(kvm)->sev_info; |
0d0736f7 BS |
6529 | struct sev_data_launch_measure *data; |
6530 | struct kvm_sev_launch_measure params; | |
3e233385 | 6531 | void __user *p = NULL; |
0d0736f7 BS |
6532 | void *blob = NULL; |
6533 | int ret; | |
6534 | ||
6535 | if (!sev_guest(kvm)) | |
6536 | return -ENOTTY; | |
6537 | ||
3e233385 | 6538 | if (copy_from_user(¶ms, measure, sizeof(params))) |
0d0736f7 BS |
6539 | return -EFAULT; |
6540 | ||
1ec69647 | 6541 | data = kzalloc(sizeof(*data), GFP_KERNEL_ACCOUNT); |
0d0736f7 BS |
6542 | if (!data) |
6543 | return -ENOMEM; | |
6544 | ||
6545 | /* User wants to query the blob length */ | |
6546 | if (!params.len) | |
6547 | goto cmd; | |
6548 | ||
3e233385 BS |
6549 | p = (void __user *)(uintptr_t)params.uaddr; |
6550 | if (p) { | |
0d0736f7 BS |
6551 | if (params.len > SEV_FW_BLOB_MAX_SIZE) { |
6552 | ret = -EINVAL; | |
6553 | goto e_free; | |
6554 | } | |
6555 | ||
0d0736f7 BS |
6556 | ret = -ENOMEM; |
6557 | blob = kmalloc(params.len, GFP_KERNEL); | |
6558 | if (!blob) | |
6559 | goto e_free; | |
6560 | ||
6561 | data->address = __psp_pa(blob); | |
6562 | data->len = params.len; | |
6563 | } | |
6564 | ||
6565 | cmd: | |
6566 | data->handle = sev->handle; | |
6567 | ret = sev_issue_cmd(kvm, SEV_CMD_LAUNCH_MEASURE, data, &argp->error); | |
6568 | ||
6569 | /* | |
6570 | * If we query the session length, FW responded with expected data. | |
6571 | */ | |
6572 | if (!params.len) | |
6573 | goto done; | |
6574 | ||
6575 | if (ret) | |
6576 | goto e_free_blob; | |
6577 | ||
6578 | if (blob) { | |
3e233385 | 6579 | if (copy_to_user(p, blob, params.len)) |
0d0736f7 BS |
6580 | ret = -EFAULT; |
6581 | } | |
6582 | ||
6583 | done: | |
6584 | params.len = data->len; | |
3e233385 | 6585 | if (copy_to_user(measure, ¶ms, sizeof(params))) |
0d0736f7 BS |
6586 | ret = -EFAULT; |
6587 | e_free_blob: | |
6588 | kfree(blob); | |
6589 | e_free: | |
6590 | kfree(data); | |
6591 | return ret; | |
6592 | } | |
6593 | ||
5bdb0e2f BS |
6594 | static int sev_launch_finish(struct kvm *kvm, struct kvm_sev_cmd *argp) |
6595 | { | |
81811c16 | 6596 | struct kvm_sev_info *sev = &to_kvm_svm(kvm)->sev_info; |
5bdb0e2f BS |
6597 | struct sev_data_launch_finish *data; |
6598 | int ret; | |
6599 | ||
6600 | if (!sev_guest(kvm)) | |
6601 | return -ENOTTY; | |
6602 | ||
1ec69647 | 6603 | data = kzalloc(sizeof(*data), GFP_KERNEL_ACCOUNT); |
5bdb0e2f BS |
6604 | if (!data) |
6605 | return -ENOMEM; | |
6606 | ||
6607 | data->handle = sev->handle; | |
6608 | ret = sev_issue_cmd(kvm, SEV_CMD_LAUNCH_FINISH, data, &argp->error); | |
6609 | ||
6610 | kfree(data); | |
6611 | return ret; | |
6612 | } | |
6613 | ||
255d9e75 BS |
6614 | static int sev_guest_status(struct kvm *kvm, struct kvm_sev_cmd *argp) |
6615 | { | |
81811c16 | 6616 | struct kvm_sev_info *sev = &to_kvm_svm(kvm)->sev_info; |
255d9e75 BS |
6617 | struct kvm_sev_guest_status params; |
6618 | struct sev_data_guest_status *data; | |
6619 | int ret; | |
6620 | ||
6621 | if (!sev_guest(kvm)) | |
6622 | return -ENOTTY; | |
6623 | ||
1ec69647 | 6624 | data = kzalloc(sizeof(*data), GFP_KERNEL_ACCOUNT); |
255d9e75 BS |
6625 | if (!data) |
6626 | return -ENOMEM; | |
6627 | ||
6628 | data->handle = sev->handle; | |
6629 | ret = sev_issue_cmd(kvm, SEV_CMD_GUEST_STATUS, data, &argp->error); | |
6630 | if (ret) | |
6631 | goto e_free; | |
6632 | ||
6633 | params.policy = data->policy; | |
6634 | params.state = data->state; | |
6635 | params.handle = data->handle; | |
6636 | ||
6637 | if (copy_to_user((void __user *)(uintptr_t)argp->data, ¶ms, sizeof(params))) | |
6638 | ret = -EFAULT; | |
6639 | e_free: | |
6640 | kfree(data); | |
6641 | return ret; | |
6642 | } | |
6643 | ||
24f41fb2 BS |
6644 | static int __sev_issue_dbg_cmd(struct kvm *kvm, unsigned long src, |
6645 | unsigned long dst, int size, | |
6646 | int *error, bool enc) | |
6647 | { | |
81811c16 | 6648 | struct kvm_sev_info *sev = &to_kvm_svm(kvm)->sev_info; |
24f41fb2 BS |
6649 | struct sev_data_dbg *data; |
6650 | int ret; | |
6651 | ||
1ec69647 | 6652 | data = kzalloc(sizeof(*data), GFP_KERNEL_ACCOUNT); |
24f41fb2 BS |
6653 | if (!data) |
6654 | return -ENOMEM; | |
6655 | ||
6656 | data->handle = sev->handle; | |
6657 | data->dst_addr = dst; | |
6658 | data->src_addr = src; | |
6659 | data->len = size; | |
6660 | ||
6661 | ret = sev_issue_cmd(kvm, | |
6662 | enc ? SEV_CMD_DBG_ENCRYPT : SEV_CMD_DBG_DECRYPT, | |
6663 | data, error); | |
6664 | kfree(data); | |
6665 | return ret; | |
6666 | } | |
6667 | ||
6668 | static int __sev_dbg_decrypt(struct kvm *kvm, unsigned long src_paddr, | |
6669 | unsigned long dst_paddr, int sz, int *err) | |
6670 | { | |
6671 | int offset; | |
6672 | ||
6673 | /* | |
6674 | * Its safe to read more than we are asked, caller should ensure that | |
6675 | * destination has enough space. | |
6676 | */ | |
6677 | src_paddr = round_down(src_paddr, 16); | |
6678 | offset = src_paddr & 15; | |
6679 | sz = round_up(sz + offset, 16); | |
6680 | ||
6681 | return __sev_issue_dbg_cmd(kvm, src_paddr, dst_paddr, sz, err, false); | |
6682 | } | |
6683 | ||
6684 | static int __sev_dbg_decrypt_user(struct kvm *kvm, unsigned long paddr, | |
6685 | unsigned long __user dst_uaddr, | |
6686 | unsigned long dst_paddr, | |
6687 | int size, int *err) | |
6688 | { | |
6689 | struct page *tpage = NULL; | |
6690 | int ret, offset; | |
6691 | ||
6692 | /* if inputs are not 16-byte then use intermediate buffer */ | |
6693 | if (!IS_ALIGNED(dst_paddr, 16) || | |
6694 | !IS_ALIGNED(paddr, 16) || | |
6695 | !IS_ALIGNED(size, 16)) { | |
6696 | tpage = (void *)alloc_page(GFP_KERNEL); | |
6697 | if (!tpage) | |
6698 | return -ENOMEM; | |
6699 | ||
6700 | dst_paddr = __sme_page_pa(tpage); | |
6701 | } | |
6702 | ||
6703 | ret = __sev_dbg_decrypt(kvm, paddr, dst_paddr, size, err); | |
6704 | if (ret) | |
6705 | goto e_free; | |
6706 | ||
6707 | if (tpage) { | |
6708 | offset = paddr & 15; | |
6709 | if (copy_to_user((void __user *)(uintptr_t)dst_uaddr, | |
6710 | page_address(tpage) + offset, size)) | |
6711 | ret = -EFAULT; | |
6712 | } | |
6713 | ||
6714 | e_free: | |
6715 | if (tpage) | |
6716 | __free_page(tpage); | |
6717 | ||
6718 | return ret; | |
6719 | } | |
6720 | ||
7d1594f5 BS |
6721 | static int __sev_dbg_encrypt_user(struct kvm *kvm, unsigned long paddr, |
6722 | unsigned long __user vaddr, | |
6723 | unsigned long dst_paddr, | |
6724 | unsigned long __user dst_vaddr, | |
6725 | int size, int *error) | |
6726 | { | |
6727 | struct page *src_tpage = NULL; | |
6728 | struct page *dst_tpage = NULL; | |
6729 | int ret, len = size; | |
6730 | ||
6731 | /* If source buffer is not aligned then use an intermediate buffer */ | |
6732 | if (!IS_ALIGNED(vaddr, 16)) { | |
6733 | src_tpage = alloc_page(GFP_KERNEL); | |
6734 | if (!src_tpage) | |
6735 | return -ENOMEM; | |
6736 | ||
6737 | if (copy_from_user(page_address(src_tpage), | |
6738 | (void __user *)(uintptr_t)vaddr, size)) { | |
6739 | __free_page(src_tpage); | |
6740 | return -EFAULT; | |
6741 | } | |
6742 | ||
6743 | paddr = __sme_page_pa(src_tpage); | |
6744 | } | |
6745 | ||
6746 | /* | |
6747 | * If destination buffer or length is not aligned then do read-modify-write: | |
6748 | * - decrypt destination in an intermediate buffer | |
6749 | * - copy the source buffer in an intermediate buffer | |
6750 | * - use the intermediate buffer as source buffer | |
6751 | */ | |
6752 | if (!IS_ALIGNED(dst_vaddr, 16) || !IS_ALIGNED(size, 16)) { | |
6753 | int dst_offset; | |
6754 | ||
6755 | dst_tpage = alloc_page(GFP_KERNEL); | |
6756 | if (!dst_tpage) { | |
6757 | ret = -ENOMEM; | |
6758 | goto e_free; | |
6759 | } | |
6760 | ||
6761 | ret = __sev_dbg_decrypt(kvm, dst_paddr, | |
6762 | __sme_page_pa(dst_tpage), size, error); | |
6763 | if (ret) | |
6764 | goto e_free; | |
6765 | ||
6766 | /* | |
6767 | * If source is kernel buffer then use memcpy() otherwise | |
6768 | * copy_from_user(). | |
6769 | */ | |
6770 | dst_offset = dst_paddr & 15; | |
6771 | ||
6772 | if (src_tpage) | |
6773 | memcpy(page_address(dst_tpage) + dst_offset, | |
6774 | page_address(src_tpage), size); | |
6775 | else { | |
6776 | if (copy_from_user(page_address(dst_tpage) + dst_offset, | |
6777 | (void __user *)(uintptr_t)vaddr, size)) { | |
6778 | ret = -EFAULT; | |
6779 | goto e_free; | |
6780 | } | |
6781 | } | |
6782 | ||
6783 | paddr = __sme_page_pa(dst_tpage); | |
6784 | dst_paddr = round_down(dst_paddr, 16); | |
6785 | len = round_up(size, 16); | |
6786 | } | |
6787 | ||
6788 | ret = __sev_issue_dbg_cmd(kvm, paddr, dst_paddr, len, error, true); | |
6789 | ||
6790 | e_free: | |
6791 | if (src_tpage) | |
6792 | __free_page(src_tpage); | |
6793 | if (dst_tpage) | |
6794 | __free_page(dst_tpage); | |
6795 | return ret; | |
6796 | } | |
6797 | ||
24f41fb2 BS |
6798 | static int sev_dbg_crypt(struct kvm *kvm, struct kvm_sev_cmd *argp, bool dec) |
6799 | { | |
6800 | unsigned long vaddr, vaddr_end, next_vaddr; | |
0186ec82 | 6801 | unsigned long dst_vaddr; |
24f41fb2 BS |
6802 | struct page **src_p, **dst_p; |
6803 | struct kvm_sev_dbg debug; | |
6804 | unsigned long n; | |
b86bc285 DR |
6805 | unsigned int size; |
6806 | int ret; | |
24f41fb2 BS |
6807 | |
6808 | if (!sev_guest(kvm)) | |
6809 | return -ENOTTY; | |
6810 | ||
6811 | if (copy_from_user(&debug, (void __user *)(uintptr_t)argp->data, sizeof(debug))) | |
6812 | return -EFAULT; | |
6813 | ||
b86bc285 DR |
6814 | if (!debug.len || debug.src_uaddr + debug.len < debug.src_uaddr) |
6815 | return -EINVAL; | |
6816 | if (!debug.dst_uaddr) | |
6817 | return -EINVAL; | |
6818 | ||
24f41fb2 BS |
6819 | vaddr = debug.src_uaddr; |
6820 | size = debug.len; | |
6821 | vaddr_end = vaddr + size; | |
6822 | dst_vaddr = debug.dst_uaddr; | |
24f41fb2 BS |
6823 | |
6824 | for (; vaddr < vaddr_end; vaddr = next_vaddr) { | |
6825 | int len, s_off, d_off; | |
6826 | ||
6827 | /* lock userspace source and destination page */ | |
6828 | src_p = sev_pin_memory(kvm, vaddr & PAGE_MASK, PAGE_SIZE, &n, 0); | |
6829 | if (!src_p) | |
6830 | return -EFAULT; | |
6831 | ||
6832 | dst_p = sev_pin_memory(kvm, dst_vaddr & PAGE_MASK, PAGE_SIZE, &n, 1); | |
6833 | if (!dst_p) { | |
6834 | sev_unpin_memory(kvm, src_p, n); | |
6835 | return -EFAULT; | |
6836 | } | |
6837 | ||
6838 | /* | |
6839 | * The DBG_{DE,EN}CRYPT commands will perform {dec,en}cryption of the | |
6840 | * memory content (i.e it will write the same memory region with C=1). | |
6841 | * It's possible that the cache may contain the data with C=0, i.e., | |
6842 | * unencrypted so invalidate it first. | |
6843 | */ | |
6844 | sev_clflush_pages(src_p, 1); | |
6845 | sev_clflush_pages(dst_p, 1); | |
6846 | ||
6847 | /* | |
6848 | * Since user buffer may not be page aligned, calculate the | |
6849 | * offset within the page. | |
6850 | */ | |
6851 | s_off = vaddr & ~PAGE_MASK; | |
6852 | d_off = dst_vaddr & ~PAGE_MASK; | |
6853 | len = min_t(size_t, (PAGE_SIZE - s_off), size); | |
6854 | ||
7d1594f5 BS |
6855 | if (dec) |
6856 | ret = __sev_dbg_decrypt_user(kvm, | |
6857 | __sme_page_pa(src_p[0]) + s_off, | |
6858 | dst_vaddr, | |
6859 | __sme_page_pa(dst_p[0]) + d_off, | |
6860 | len, &argp->error); | |
6861 | else | |
6862 | ret = __sev_dbg_encrypt_user(kvm, | |
6863 | __sme_page_pa(src_p[0]) + s_off, | |
6864 | vaddr, | |
6865 | __sme_page_pa(dst_p[0]) + d_off, | |
6866 | dst_vaddr, | |
6867 | len, &argp->error); | |
24f41fb2 | 6868 | |
b86bc285 DR |
6869 | sev_unpin_memory(kvm, src_p, n); |
6870 | sev_unpin_memory(kvm, dst_p, n); | |
24f41fb2 BS |
6871 | |
6872 | if (ret) | |
6873 | goto err; | |
6874 | ||
6875 | next_vaddr = vaddr + len; | |
6876 | dst_vaddr = dst_vaddr + len; | |
6877 | size -= len; | |
6878 | } | |
6879 | err: | |
6880 | return ret; | |
6881 | } | |
6882 | ||
9f5b5b95 BS |
6883 | static int sev_launch_secret(struct kvm *kvm, struct kvm_sev_cmd *argp) |
6884 | { | |
81811c16 | 6885 | struct kvm_sev_info *sev = &to_kvm_svm(kvm)->sev_info; |
9f5b5b95 BS |
6886 | struct sev_data_launch_secret *data; |
6887 | struct kvm_sev_launch_secret params; | |
6888 | struct page **pages; | |
6889 | void *blob, *hdr; | |
6890 | unsigned long n; | |
9c5e0afa | 6891 | int ret, offset; |
9f5b5b95 BS |
6892 | |
6893 | if (!sev_guest(kvm)) | |
6894 | return -ENOTTY; | |
6895 | ||
6896 | if (copy_from_user(¶ms, (void __user *)(uintptr_t)argp->data, sizeof(params))) | |
6897 | return -EFAULT; | |
6898 | ||
6899 | pages = sev_pin_memory(kvm, params.guest_uaddr, params.guest_len, &n, 1); | |
6900 | if (!pages) | |
6901 | return -ENOMEM; | |
6902 | ||
6903 | /* | |
6904 | * The secret must be copied into contiguous memory region, lets verify | |
6905 | * that userspace memory pages are contiguous before we issue command. | |
6906 | */ | |
6907 | if (get_num_contig_pages(0, pages, n) != n) { | |
6908 | ret = -EINVAL; | |
6909 | goto e_unpin_memory; | |
6910 | } | |
6911 | ||
6912 | ret = -ENOMEM; | |
1ec69647 | 6913 | data = kzalloc(sizeof(*data), GFP_KERNEL_ACCOUNT); |
9f5b5b95 BS |
6914 | if (!data) |
6915 | goto e_unpin_memory; | |
6916 | ||
9c5e0afa BS |
6917 | offset = params.guest_uaddr & (PAGE_SIZE - 1); |
6918 | data->guest_address = __sme_page_pa(pages[0]) + offset; | |
6919 | data->guest_len = params.guest_len; | |
6920 | ||
9f5b5b95 BS |
6921 | blob = psp_copy_user_blob(params.trans_uaddr, params.trans_len); |
6922 | if (IS_ERR(blob)) { | |
6923 | ret = PTR_ERR(blob); | |
6924 | goto e_free; | |
6925 | } | |
6926 | ||
6927 | data->trans_address = __psp_pa(blob); | |
6928 | data->trans_len = params.trans_len; | |
6929 | ||
6930 | hdr = psp_copy_user_blob(params.hdr_uaddr, params.hdr_len); | |
6931 | if (IS_ERR(hdr)) { | |
6932 | ret = PTR_ERR(hdr); | |
6933 | goto e_free_blob; | |
6934 | } | |
9c5e0afa BS |
6935 | data->hdr_address = __psp_pa(hdr); |
6936 | data->hdr_len = params.hdr_len; | |
9f5b5b95 BS |
6937 | |
6938 | data->handle = sev->handle; | |
6939 | ret = sev_issue_cmd(kvm, SEV_CMD_LAUNCH_UPDATE_SECRET, data, &argp->error); | |
6940 | ||
6941 | kfree(hdr); | |
6942 | ||
6943 | e_free_blob: | |
6944 | kfree(blob); | |
6945 | e_free: | |
6946 | kfree(data); | |
6947 | e_unpin_memory: | |
6948 | sev_unpin_memory(kvm, pages, n); | |
6949 | return ret; | |
6950 | } | |
6951 | ||
1654efcb BS |
6952 | static int svm_mem_enc_op(struct kvm *kvm, void __user *argp) |
6953 | { | |
6954 | struct kvm_sev_cmd sev_cmd; | |
6955 | int r; | |
6956 | ||
6957 | if (!svm_sev_enabled()) | |
6958 | return -ENOTTY; | |
6959 | ||
6960 | if (copy_from_user(&sev_cmd, argp, sizeof(struct kvm_sev_cmd))) | |
6961 | return -EFAULT; | |
6962 | ||
6963 | mutex_lock(&kvm->lock); | |
6964 | ||
6965 | switch (sev_cmd.id) { | |
6966 | case KVM_SEV_INIT: | |
6967 | r = sev_guest_init(kvm, &sev_cmd); | |
6968 | break; | |
59414c98 BS |
6969 | case KVM_SEV_LAUNCH_START: |
6970 | r = sev_launch_start(kvm, &sev_cmd); | |
6971 | break; | |
89c50580 BS |
6972 | case KVM_SEV_LAUNCH_UPDATE_DATA: |
6973 | r = sev_launch_update_data(kvm, &sev_cmd); | |
6974 | break; | |
0d0736f7 BS |
6975 | case KVM_SEV_LAUNCH_MEASURE: |
6976 | r = sev_launch_measure(kvm, &sev_cmd); | |
6977 | break; | |
5bdb0e2f BS |
6978 | case KVM_SEV_LAUNCH_FINISH: |
6979 | r = sev_launch_finish(kvm, &sev_cmd); | |
6980 | break; | |
255d9e75 BS |
6981 | case KVM_SEV_GUEST_STATUS: |
6982 | r = sev_guest_status(kvm, &sev_cmd); | |
6983 | break; | |
24f41fb2 BS |
6984 | case KVM_SEV_DBG_DECRYPT: |
6985 | r = sev_dbg_crypt(kvm, &sev_cmd, true); | |
6986 | break; | |
7d1594f5 BS |
6987 | case KVM_SEV_DBG_ENCRYPT: |
6988 | r = sev_dbg_crypt(kvm, &sev_cmd, false); | |
6989 | break; | |
9f5b5b95 BS |
6990 | case KVM_SEV_LAUNCH_SECRET: |
6991 | r = sev_launch_secret(kvm, &sev_cmd); | |
6992 | break; | |
1654efcb BS |
6993 | default: |
6994 | r = -EINVAL; | |
6995 | goto out; | |
6996 | } | |
6997 | ||
6998 | if (copy_to_user(argp, &sev_cmd, sizeof(struct kvm_sev_cmd))) | |
6999 | r = -EFAULT; | |
7000 | ||
7001 | out: | |
7002 | mutex_unlock(&kvm->lock); | |
7003 | return r; | |
7004 | } | |
7005 | ||
1e80fdc0 BS |
7006 | static int svm_register_enc_region(struct kvm *kvm, |
7007 | struct kvm_enc_region *range) | |
7008 | { | |
81811c16 | 7009 | struct kvm_sev_info *sev = &to_kvm_svm(kvm)->sev_info; |
1e80fdc0 BS |
7010 | struct enc_region *region; |
7011 | int ret = 0; | |
7012 | ||
7013 | if (!sev_guest(kvm)) | |
7014 | return -ENOTTY; | |
7015 | ||
86bf20cb DC |
7016 | if (range->addr > ULONG_MAX || range->size > ULONG_MAX) |
7017 | return -EINVAL; | |
7018 | ||
1ec69647 | 7019 | region = kzalloc(sizeof(*region), GFP_KERNEL_ACCOUNT); |
1e80fdc0 BS |
7020 | if (!region) |
7021 | return -ENOMEM; | |
7022 | ||
7023 | region->pages = sev_pin_memory(kvm, range->addr, range->size, ®ion->npages, 1); | |
7024 | if (!region->pages) { | |
7025 | ret = -ENOMEM; | |
7026 | goto e_free; | |
7027 | } | |
7028 | ||
7029 | /* | |
7030 | * The guest may change the memory encryption attribute from C=0 -> C=1 | |
7031 | * or vice versa for this memory range. Lets make sure caches are | |
7032 | * flushed to ensure that guest data gets written into memory with | |
7033 | * correct C-bit. | |
7034 | */ | |
7035 | sev_clflush_pages(region->pages, region->npages); | |
7036 | ||
7037 | region->uaddr = range->addr; | |
7038 | region->size = range->size; | |
7039 | ||
7040 | mutex_lock(&kvm->lock); | |
7041 | list_add_tail(®ion->list, &sev->regions_list); | |
7042 | mutex_unlock(&kvm->lock); | |
7043 | ||
7044 | return ret; | |
7045 | ||
7046 | e_free: | |
7047 | kfree(region); | |
7048 | return ret; | |
7049 | } | |
7050 | ||
7051 | static struct enc_region * | |
7052 | find_enc_region(struct kvm *kvm, struct kvm_enc_region *range) | |
7053 | { | |
81811c16 | 7054 | struct kvm_sev_info *sev = &to_kvm_svm(kvm)->sev_info; |
1e80fdc0 BS |
7055 | struct list_head *head = &sev->regions_list; |
7056 | struct enc_region *i; | |
7057 | ||
7058 | list_for_each_entry(i, head, list) { | |
7059 | if (i->uaddr == range->addr && | |
7060 | i->size == range->size) | |
7061 | return i; | |
7062 | } | |
7063 | ||
7064 | return NULL; | |
7065 | } | |
7066 | ||
7067 | ||
7068 | static int svm_unregister_enc_region(struct kvm *kvm, | |
7069 | struct kvm_enc_region *range) | |
7070 | { | |
7071 | struct enc_region *region; | |
7072 | int ret; | |
7073 | ||
7074 | mutex_lock(&kvm->lock); | |
7075 | ||
7076 | if (!sev_guest(kvm)) { | |
7077 | ret = -ENOTTY; | |
7078 | goto failed; | |
7079 | } | |
7080 | ||
7081 | region = find_enc_region(kvm, range); | |
7082 | if (!region) { | |
7083 | ret = -EINVAL; | |
7084 | goto failed; | |
7085 | } | |
7086 | ||
7087 | __unregister_enc_region_locked(kvm, region); | |
7088 | ||
7089 | mutex_unlock(&kvm->lock); | |
7090 | return 0; | |
7091 | ||
7092 | failed: | |
7093 | mutex_unlock(&kvm->lock); | |
7094 | return ret; | |
7095 | } | |
7096 | ||
e2e871ab VK |
7097 | static uint16_t nested_get_evmcs_version(struct kvm_vcpu *vcpu) |
7098 | { | |
7099 | /* Not supported */ | |
7100 | return 0; | |
7101 | } | |
7102 | ||
57b119da VK |
7103 | static int nested_enable_evmcs(struct kvm_vcpu *vcpu, |
7104 | uint16_t *vmcs_version) | |
7105 | { | |
7106 | /* Intel-only feature */ | |
7107 | return -ENODEV; | |
7108 | } | |
7109 | ||
05d5a486 SB |
7110 | static bool svm_need_emulation_on_page_fault(struct kvm_vcpu *vcpu) |
7111 | { | |
118154bd LA |
7112 | unsigned long cr4 = kvm_read_cr4(vcpu); |
7113 | bool smep = cr4 & X86_CR4_SMEP; | |
7114 | bool smap = cr4 & X86_CR4_SMAP; | |
7115 | bool is_user = svm_get_cpl(vcpu) == 3; | |
05d5a486 SB |
7116 | |
7117 | /* | |
118154bd LA |
7118 | * Detect and workaround Errata 1096 Fam_17h_00_0Fh. |
7119 | * | |
7120 | * Errata: | |
7121 | * When CPU raise #NPF on guest data access and vCPU CR4.SMAP=1, it is | |
7122 | * possible that CPU microcode implementing DecodeAssist will fail | |
7123 | * to read bytes of instruction which caused #NPF. In this case, | |
7124 | * GuestIntrBytes field of the VMCB on a VMEXIT will incorrectly | |
7125 | * return 0 instead of the correct guest instruction bytes. | |
7126 | * | |
7127 | * This happens because CPU microcode reading instruction bytes | |
7128 | * uses a special opcode which attempts to read data using CPL=0 | |
7129 | * priviledges. The microcode reads CS:RIP and if it hits a SMAP | |
7130 | * fault, it gives up and returns no instruction bytes. | |
7131 | * | |
7132 | * Detection: | |
7133 | * We reach here in case CPU supports DecodeAssist, raised #NPF and | |
7134 | * returned 0 in GuestIntrBytes field of the VMCB. | |
7135 | * First, errata can only be triggered in case vCPU CR4.SMAP=1. | |
7136 | * Second, if vCPU CR4.SMEP=1, errata could only be triggered | |
7137 | * in case vCPU CPL==3 (Because otherwise guest would have triggered | |
7138 | * a SMEP fault instead of #NPF). | |
7139 | * Otherwise, vCPU CR4.SMEP=0, errata could be triggered by any vCPU CPL. | |
7140 | * As most guests enable SMAP if they have also enabled SMEP, use above | |
7141 | * logic in order to attempt minimize false-positive of detecting errata | |
7142 | * while still preserving all cases semantic correctness. | |
7143 | * | |
7144 | * Workaround: | |
7145 | * To determine what instruction the guest was executing, the hypervisor | |
7146 | * will have to decode the instruction at the instruction pointer. | |
05d5a486 SB |
7147 | * |
7148 | * In non SEV guest, hypervisor will be able to read the guest | |
7149 | * memory to decode the instruction pointer when insn_len is zero | |
7150 | * so we return true to indicate that decoding is possible. | |
7151 | * | |
7152 | * But in the SEV guest, the guest memory is encrypted with the | |
7153 | * guest specific key and hypervisor will not be able to decode the | |
7154 | * instruction pointer so we will not able to workaround it. Lets | |
7155 | * print the error and request to kill the guest. | |
7156 | */ | |
118154bd | 7157 | if (smap && (!smep || is_user)) { |
05d5a486 SB |
7158 | if (!sev_guest(vcpu->kvm)) |
7159 | return true; | |
7160 | ||
118154bd | 7161 | pr_err_ratelimited("KVM: SEV Guest triggered AMD Erratum 1096\n"); |
05d5a486 SB |
7162 | kvm_make_request(KVM_REQ_TRIPLE_FAULT, vcpu); |
7163 | } | |
7164 | ||
7165 | return false; | |
7166 | } | |
7167 | ||
404f6aac | 7168 | static struct kvm_x86_ops svm_x86_ops __ro_after_init = { |
6aa8b732 AK |
7169 | .cpu_has_kvm_support = has_svm, |
7170 | .disabled_by_bios = is_disabled, | |
7171 | .hardware_setup = svm_hardware_setup, | |
7172 | .hardware_unsetup = svm_hardware_unsetup, | |
002c7f7c | 7173 | .check_processor_compatibility = svm_check_processor_compat, |
6aa8b732 AK |
7174 | .hardware_enable = svm_hardware_enable, |
7175 | .hardware_disable = svm_hardware_disable, | |
774ead3a | 7176 | .cpu_has_accelerated_tpr = svm_cpu_has_accelerated_tpr, |
bc226f07 | 7177 | .has_emulated_msr = svm_has_emulated_msr, |
6aa8b732 AK |
7178 | |
7179 | .vcpu_create = svm_create_vcpu, | |
7180 | .vcpu_free = svm_free_vcpu, | |
04d2cc77 | 7181 | .vcpu_reset = svm_vcpu_reset, |
6aa8b732 | 7182 | |
434a1e94 SC |
7183 | .vm_alloc = svm_vm_alloc, |
7184 | .vm_free = svm_vm_free, | |
44a95dae | 7185 | .vm_init = avic_vm_init, |
1654efcb | 7186 | .vm_destroy = svm_vm_destroy, |
44a95dae | 7187 | |
04d2cc77 | 7188 | .prepare_guest_switch = svm_prepare_guest_switch, |
6aa8b732 AK |
7189 | .vcpu_load = svm_vcpu_load, |
7190 | .vcpu_put = svm_vcpu_put, | |
8221c137 SS |
7191 | .vcpu_blocking = svm_vcpu_blocking, |
7192 | .vcpu_unblocking = svm_vcpu_unblocking, | |
6aa8b732 | 7193 | |
a96036b8 | 7194 | .update_bp_intercept = update_bp_intercept, |
801e459a | 7195 | .get_msr_feature = svm_get_msr_feature, |
6aa8b732 AK |
7196 | .get_msr = svm_get_msr, |
7197 | .set_msr = svm_set_msr, | |
7198 | .get_segment_base = svm_get_segment_base, | |
7199 | .get_segment = svm_get_segment, | |
7200 | .set_segment = svm_set_segment, | |
2e4d2653 | 7201 | .get_cpl = svm_get_cpl, |
1747fb71 | 7202 | .get_cs_db_l_bits = kvm_get_cs_db_l_bits, |
e8467fda | 7203 | .decache_cr0_guest_bits = svm_decache_cr0_guest_bits, |
aff48baa | 7204 | .decache_cr3 = svm_decache_cr3, |
25c4c276 | 7205 | .decache_cr4_guest_bits = svm_decache_cr4_guest_bits, |
6aa8b732 | 7206 | .set_cr0 = svm_set_cr0, |
6aa8b732 AK |
7207 | .set_cr3 = svm_set_cr3, |
7208 | .set_cr4 = svm_set_cr4, | |
7209 | .set_efer = svm_set_efer, | |
7210 | .get_idt = svm_get_idt, | |
7211 | .set_idt = svm_set_idt, | |
7212 | .get_gdt = svm_get_gdt, | |
7213 | .set_gdt = svm_set_gdt, | |
73aaf249 JK |
7214 | .get_dr6 = svm_get_dr6, |
7215 | .set_dr6 = svm_set_dr6, | |
020df079 | 7216 | .set_dr7 = svm_set_dr7, |
facb0139 | 7217 | .sync_dirty_debug_regs = svm_sync_dirty_debug_regs, |
6de4f3ad | 7218 | .cache_reg = svm_cache_reg, |
6aa8b732 AK |
7219 | .get_rflags = svm_get_rflags, |
7220 | .set_rflags = svm_set_rflags, | |
be94f6b7 | 7221 | |
6aa8b732 | 7222 | .tlb_flush = svm_flush_tlb, |
faff8758 | 7223 | .tlb_flush_gva = svm_flush_tlb_gva, |
6aa8b732 | 7224 | |
6aa8b732 | 7225 | .run = svm_vcpu_run, |
04d2cc77 | 7226 | .handle_exit = handle_exit, |
6aa8b732 | 7227 | .skip_emulated_instruction = skip_emulated_instruction, |
2809f5d2 GC |
7228 | .set_interrupt_shadow = svm_set_interrupt_shadow, |
7229 | .get_interrupt_shadow = svm_get_interrupt_shadow, | |
102d8325 | 7230 | .patch_hypercall = svm_patch_hypercall, |
2a8067f1 | 7231 | .set_irq = svm_set_irq, |
95ba8273 | 7232 | .set_nmi = svm_inject_nmi, |
298101da | 7233 | .queue_exception = svm_queue_exception, |
b463a6f7 | 7234 | .cancel_injection = svm_cancel_injection, |
78646121 | 7235 | .interrupt_allowed = svm_interrupt_allowed, |
95ba8273 | 7236 | .nmi_allowed = svm_nmi_allowed, |
3cfc3092 JK |
7237 | .get_nmi_mask = svm_get_nmi_mask, |
7238 | .set_nmi_mask = svm_set_nmi_mask, | |
95ba8273 GN |
7239 | .enable_nmi_window = enable_nmi_window, |
7240 | .enable_irq_window = enable_irq_window, | |
7241 | .update_cr8_intercept = update_cr8_intercept, | |
8d860bbe | 7242 | .set_virtual_apic_mode = svm_set_virtual_apic_mode, |
d62caabb AS |
7243 | .get_enable_apicv = svm_get_enable_apicv, |
7244 | .refresh_apicv_exec_ctrl = svm_refresh_apicv_exec_ctrl, | |
c7c9c56c | 7245 | .load_eoi_exitmap = svm_load_eoi_exitmap, |
44a95dae SS |
7246 | .hwapic_irr_update = svm_hwapic_irr_update, |
7247 | .hwapic_isr_update = svm_hwapic_isr_update, | |
fa59cc00 | 7248 | .sync_pir_to_irr = kvm_lapic_find_highest_irr, |
be8ca170 | 7249 | .apicv_post_state_restore = avic_post_state_restore, |
cbc94022 IE |
7250 | |
7251 | .set_tss_addr = svm_set_tss_addr, | |
2ac52ab8 | 7252 | .set_identity_map_addr = svm_set_identity_map_addr, |
67253af5 | 7253 | .get_tdp_level = get_npt_level, |
4b12f0de | 7254 | .get_mt_mask = svm_get_mt_mask, |
229456fc | 7255 | |
586f9607 | 7256 | .get_exit_info = svm_get_exit_info, |
586f9607 | 7257 | |
17cc3935 | 7258 | .get_lpage_level = svm_get_lpage_level, |
0e851880 SY |
7259 | |
7260 | .cpuid_update = svm_cpuid_update, | |
4e47c7a6 SY |
7261 | |
7262 | .rdtscp_supported = svm_rdtscp_supported, | |
ad756a16 | 7263 | .invpcid_supported = svm_invpcid_supported, |
93c4adc7 | 7264 | .mpx_supported = svm_mpx_supported, |
55412b2e | 7265 | .xsaves_supported = svm_xsaves_supported, |
66336cab | 7266 | .umip_emulated = svm_umip_emulated, |
86f5201d | 7267 | .pt_supported = svm_pt_supported, |
d4330ef2 JR |
7268 | |
7269 | .set_supported_cpuid = svm_set_supported_cpuid, | |
f5f48ee1 SY |
7270 | |
7271 | .has_wbinvd_exit = svm_has_wbinvd_exit, | |
99e3e30a | 7272 | |
e79f245d | 7273 | .read_l1_tsc_offset = svm_read_l1_tsc_offset, |
326e7425 | 7274 | .write_l1_tsc_offset = svm_write_l1_tsc_offset, |
1c97f0a0 JR |
7275 | |
7276 | .set_tdp_cr3 = set_tdp_cr3, | |
8a76d7f2 JR |
7277 | |
7278 | .check_intercept = svm_check_intercept, | |
95b5a48c | 7279 | .handle_exit_irqoff = svm_handle_exit_irqoff, |
ae97a3b8 | 7280 | |
d264ee0c SC |
7281 | .request_immediate_exit = __kvm_request_immediate_exit, |
7282 | ||
ae97a3b8 | 7283 | .sched_in = svm_sched_in, |
25462f7f WH |
7284 | |
7285 | .pmu_ops = &amd_pmu_ops, | |
340d3bc3 | 7286 | .deliver_posted_interrupt = svm_deliver_avic_intr, |
17e433b5 | 7287 | .dy_apicv_has_pending_interrupt = svm_dy_apicv_has_pending_interrupt, |
411b44ba | 7288 | .update_pi_irte = svm_update_pi_irte, |
74f16909 | 7289 | .setup_mce = svm_setup_mce, |
0234bf88 | 7290 | |
72d7b374 | 7291 | .smi_allowed = svm_smi_allowed, |
0234bf88 LP |
7292 | .pre_enter_smm = svm_pre_enter_smm, |
7293 | .pre_leave_smm = svm_pre_leave_smm, | |
cc3d967f | 7294 | .enable_smi_window = enable_smi_window, |
1654efcb BS |
7295 | |
7296 | .mem_enc_op = svm_mem_enc_op, | |
1e80fdc0 BS |
7297 | .mem_enc_reg_region = svm_register_enc_region, |
7298 | .mem_enc_unreg_region = svm_unregister_enc_region, | |
57b119da VK |
7299 | |
7300 | .nested_enable_evmcs = nested_enable_evmcs, | |
e2e871ab | 7301 | .nested_get_evmcs_version = nested_get_evmcs_version, |
05d5a486 SB |
7302 | |
7303 | .need_emulation_on_page_fault = svm_need_emulation_on_page_fault, | |
6aa8b732 AK |
7304 | }; |
7305 | ||
7306 | static int __init svm_init(void) | |
7307 | { | |
cb498ea2 | 7308 | return kvm_init(&svm_x86_ops, sizeof(struct vcpu_svm), |
0ee75bea | 7309 | __alignof__(struct vcpu_svm), THIS_MODULE); |
6aa8b732 AK |
7310 | } |
7311 | ||
7312 | static void __exit svm_exit(void) | |
7313 | { | |
cb498ea2 | 7314 | kvm_exit(); |
6aa8b732 AK |
7315 | } |
7316 | ||
7317 | module_init(svm_init) | |
7318 | module_exit(svm_exit) |