Merge tag 'kvm-ppc-fixes-4.15-3' of git://git.kernel.org/pub/scm/linux/kernel/git...
[linux-2.6-block.git] / arch / x86 / kernel / vmlinux.lds.S
CommitLineData
b2441318 1/* SPDX-License-Identifier: GPL-2.0 */
17ce265d
SR
2/*
3 * ld script for the x86 kernel
4 *
5 * Historic 32-bit version written by Martin Mares <mj@atrey.karlin.mff.cuni.cz>
6 *
91fd7fe8
IM
7 * Modernisation, unification and other changes and fixes:
8 * Copyright (C) 2007-2009 Sam Ravnborg <sam@ravnborg.org>
17ce265d
SR
9 *
10 *
11 * Don't define absolute symbols until and unless you know that symbol
12 * value is should remain constant even if kernel image is relocated
13 * at run time. Absolute symbols are not relocated. If symbol value should
14 * change if kernel is relocated, make the symbol section relative and
15 * put it inside the section definition.
16 */
17
18#ifdef CONFIG_X86_32
19#define LOAD_OFFSET __PAGE_OFFSET
20#else
21#define LOAD_OFFSET __START_KERNEL_map
22#endif
23
24#include <asm-generic/vmlinux.lds.h>
25#include <asm/asm-offsets.h>
26#include <asm/thread_info.h>
27#include <asm/page_types.h>
ee9f8fce 28#include <asm/orc_lookup.h>
17ce265d
SR
29#include <asm/cache.h>
30#include <asm/boot.h>
31
32#undef i386 /* in case the preprocessor is a 32bit one */
33
34OUTPUT_FORMAT(CONFIG_OUTPUT_FORMAT, CONFIG_OUTPUT_FORMAT, CONFIG_OUTPUT_FORMAT)
35
36#ifdef CONFIG_X86_32
37OUTPUT_ARCH(i386)
38ENTRY(phys_startup_32)
6b35eb9d 39jiffies = jiffies_64;
17ce265d
SR
40#else
41OUTPUT_ARCH(i386:x86-64)
42ENTRY(phys_startup_64)
6b35eb9d 43jiffies_64 = jiffies;
17ce265d
SR
44#endif
45
9ccaf77c 46#if defined(CONFIG_X86_64)
d6cc1c3a 47/*
9ccaf77c
KC
48 * On 64-bit, align RODATA to 2MB so we retain large page mappings for
49 * boundaries spanning kernel text, rodata and data sections.
d6cc1c3a
SS
50 *
51 * However, kernel identity mappings will have different RWX permissions
52 * to the pages mapping to text and to the pages padding (which are freed) the
53 * text section. Hence kernel identity mappings will be broken to smaller
54 * pages. For 64-bit, kernel text and kernel identity mappings are different,
9ccaf77c
KC
55 * so we can enable protection checks as well as retain 2MB large page
56 * mappings for kernel text.
d6cc1c3a 57 */
9ccaf77c 58#define X64_ALIGN_RODATA_BEGIN . = ALIGN(HPAGE_SIZE);
74e08179 59
9ccaf77c 60#define X64_ALIGN_RODATA_END \
74e08179
SS
61 . = ALIGN(HPAGE_SIZE); \
62 __end_rodata_hpage_align = .;
63
2f7412ba
TG
64#define ALIGN_ENTRY_TEXT_BEGIN . = ALIGN(PMD_SIZE);
65#define ALIGN_ENTRY_TEXT_END . = ALIGN(PMD_SIZE);
66
74e08179
SS
67#else
68
9ccaf77c
KC
69#define X64_ALIGN_RODATA_BEGIN
70#define X64_ALIGN_RODATA_END
74e08179 71
2f7412ba
TG
72#define ALIGN_ENTRY_TEXT_BEGIN
73#define ALIGN_ENTRY_TEXT_END
74
74e08179
SS
75#endif
76
afb8095a
SR
77PHDRS {
78 text PT_LOAD FLAGS(5); /* R_E */
5bd5a452 79 data PT_LOAD FLAGS(6); /* RW_ */
afb8095a 80#ifdef CONFIG_X86_64
afb8095a 81#ifdef CONFIG_SMP
8d0cc631 82 percpu PT_LOAD FLAGS(6); /* RW_ */
afb8095a 83#endif
c62e4320 84 init PT_LOAD FLAGS(7); /* RWE */
afb8095a
SR
85#endif
86 note PT_NOTE FLAGS(0); /* ___ */
87}
17ce265d 88
444e0ae4
SR
89SECTIONS
90{
91#ifdef CONFIG_X86_32
142b9e6c
AB
92 . = LOAD_OFFSET + LOAD_PHYSICAL_ADDR;
93 phys_startup_32 = ABSOLUTE(startup_32 - LOAD_OFFSET);
444e0ae4 94#else
142b9e6c
AB
95 . = __START_KERNEL;
96 phys_startup_64 = ABSOLUTE(startup_64 - LOAD_OFFSET);
444e0ae4
SR
97#endif
98
dfc20895 99 /* Text and read-only data */
dfc20895 100 .text : AT(ADDR(.text) - LOAD_OFFSET) {
4ae59b91 101 _text = .;
e728f61c 102 _stext = .;
4ae59b91
TA
103 /* bootstrapping code */
104 HEAD_TEXT
dfc20895 105 . = ALIGN(8);
dfc20895
SR
106 TEXT_TEXT
107 SCHED_TEXT
6727ad9e 108 CPUIDLE_TEXT
dfc20895
SR
109 LOCK_TEXT
110 KPROBES_TEXT
2f7412ba 111 ALIGN_ENTRY_TEXT_BEGIN
ea714547 112 ENTRY_TEXT
dfc20895 113 IRQENTRY_TEXT
2f7412ba 114 ALIGN_ENTRY_TEXT_END
be7635e7 115 SOFTIRQENTRY_TEXT
dfc20895
SR
116 *(.fixup)
117 *(.gnu.warning)
3386bc8a
AL
118
119#ifdef CONFIG_X86_64
120 . = ALIGN(PAGE_SIZE);
121 _entry_trampoline = .;
122 *(.entry_trampoline)
123 . = ALIGN(PAGE_SIZE);
124 ASSERT(. - _entry_trampoline == PAGE_SIZE, "entry trampoline is too big");
125#endif
126
dfc20895
SR
127 /* End of text section */
128 _etext = .;
129 } :text = 0x9090
130
131 NOTES :text :note
132
123f3e1d 133 EXCEPTION_TABLE(16) :text = 0x9090
448bc3ab 134
5bd5a452
MC
135 /* .text should occupy whole number of pages */
136 . = ALIGN(PAGE_SIZE);
9ccaf77c 137 X64_ALIGN_RODATA_BEGIN
c62e4320 138 RO_DATA(PAGE_SIZE)
9ccaf77c 139 X64_ALIGN_RODATA_END
448bc3ab 140
1f6397ba 141 /* Data */
1f6397ba 142 .data : AT(ADDR(.data) - LOAD_OFFSET) {
1260866a
CM
143 /* Start of data section */
144 _sdata = .;
c62e4320
JB
145
146 /* init_task */
147 INIT_TASK_DATA(THREAD_SIZE)
1f6397ba
SR
148
149#ifdef CONFIG_X86_32
c62e4320
JB
150 /* 32 bit has nosave before _edata */
151 NOSAVE_DATA
1f6397ba
SR
152#endif
153
c62e4320 154 PAGE_ALIGNED_DATA(PAGE_SIZE)
1f6397ba 155
350f8f56 156 CACHELINE_ALIGNED_DATA(L1_CACHE_BYTES)
1f6397ba 157
c62e4320
JB
158 DATA_DATA
159 CONSTRUCTORS
160
161 /* rarely changed data like cpu maps */
350f8f56 162 READ_MOSTLY_DATA(INTERNODE_CACHE_BYTES)
1f6397ba 163
1f6397ba
SR
164 /* End of data section */
165 _edata = .;
c62e4320 166 } :data
1f6397ba 167
b5effd38 168 BUG_TABLE
ff6f87e1 169
ee9f8fce
JP
170 ORC_UNWIND_TABLE
171
9c40818d
AL
172 . = ALIGN(PAGE_SIZE);
173 __vvar_page = .;
174
175 .vvar : AT(ADDR(.vvar) - LOAD_OFFSET) {
f670bb76
AL
176 /* work around gold bug 13023 */
177 __vvar_beginning_hack = .;
9c40818d 178
f670bb76
AL
179 /* Place all vvars at the offsets in asm/vvar.h. */
180#define EMIT_VVAR(name, offset) \
181 . = __vvar_beginning_hack + offset; \
9c40818d
AL
182 *(.vvar_ ## name)
183#define __VVAR_KERNEL_LDS
184#include <asm/vvar.h>
185#undef __VVAR_KERNEL_LDS
186#undef EMIT_VVAR
187
309944be
AL
188 /*
189 * Pad the rest of the page with zeros. Otherwise the loader
190 * can leave garbage here.
191 */
192 . = __vvar_beginning_hack + PAGE_SIZE;
9c40818d
AL
193 } :data
194
195 . = ALIGN(__vvar_page + PAGE_SIZE, PAGE_SIZE);
196
c62e4320
JB
197 /* Init code and data - will be freed after init */
198 . = ALIGN(PAGE_SIZE);
199 .init.begin : AT(ADDR(.init.begin) - LOAD_OFFSET) {
200 __init_begin = .; /* paired with __init_end */
e58bdaa8 201 }
e58bdaa8 202
c62e4320 203#if defined(CONFIG_X86_64) && defined(CONFIG_SMP)
e58bdaa8 204 /*
c62e4320
JB
205 * percpu offsets are zero-based on SMP. PERCPU_VADDR() changes the
206 * output PHDR, so the next output section - .init.text - should
207 * start another segment - init.
e58bdaa8 208 */
19df0c2f 209 PERCPU_VADDR(INTERNODE_CACHE_BYTES, 0, :percpu)
97b67ae5
JB
210 ASSERT(SIZEOF(.data..percpu) < CONFIG_PHYSICAL_START,
211 "per-CPU data too large - increase CONFIG_PHYSICAL_START")
c62e4320 212#endif
e58bdaa8 213
123f3e1d 214 INIT_TEXT_SECTION(PAGE_SIZE)
c62e4320
JB
215#ifdef CONFIG_X86_64
216 :init
217#endif
e58bdaa8 218
337e4cc8
BP
219 /*
220 * Section for code used exclusively before alternatives are run. All
221 * references to such code must be patched out by alternatives, normally
222 * by using X86_FEATURE_ALWAYS CPU feature bit.
223 *
224 * See static_cpu_has() for an example.
225 */
226 .altinstr_aux : AT(ADDR(.altinstr_aux) - LOAD_OFFSET) {
227 *(.altinstr_aux)
228 }
229
123f3e1d 230 INIT_DATA_SECTION(16)
e58bdaa8
SR
231
232 .x86_cpu_dev.init : AT(ADDR(.x86_cpu_dev.init) - LOAD_OFFSET) {
233 __x86_cpu_dev_start = .;
234 *(.x86_cpu_dev.init)
235 __x86_cpu_dev_end = .;
236 }
237
66ac5013
DC
238#ifdef CONFIG_X86_INTEL_MID
239 .x86_intel_mid_dev.init : AT(ADDR(.x86_intel_mid_dev.init) - \
240 LOAD_OFFSET) {
241 __x86_intel_mid_dev_start = .;
242 *(.x86_intel_mid_dev.init)
243 __x86_intel_mid_dev_end = .;
244 }
245#endif
246
6f44d033
KRW
247 /*
248 * start address and size of operations which during runtime
249 * can be patched with virtualization friendly instructions or
250 * baremetal native ones. Think page table operations.
251 * Details in paravirt_types.h
252 */
ae618362
SR
253 . = ALIGN(8);
254 .parainstructions : AT(ADDR(.parainstructions) - LOAD_OFFSET) {
255 __parainstructions = .;
256 *(.parainstructions)
257 __parainstructions_end = .;
258 }
259
6f44d033
KRW
260 /*
261 * struct alt_inst entries. From the header (alternative.h):
262 * "Alternative instructions for different CPU types or capabilities"
263 * Think locking instructions on spinlocks.
264 */
ae618362
SR
265 . = ALIGN(8);
266 .altinstructions : AT(ADDR(.altinstructions) - LOAD_OFFSET) {
267 __alt_instructions = .;
268 *(.altinstructions)
269 __alt_instructions_end = .;
270 }
271
6f44d033
KRW
272 /*
273 * And here are the replacement instructions. The linker sticks
274 * them as binary blobs. The .altinstructions has enough data to
275 * get the address and the length of them to patch the kernel safely.
276 */
ae618362
SR
277 .altinstr_replacement : AT(ADDR(.altinstr_replacement) - LOAD_OFFSET) {
278 *(.altinstr_replacement)
279 }
280
6f44d033
KRW
281 /*
282 * struct iommu_table_entry entries are injected in this section.
283 * It is an array of IOMMUs which during run time gets sorted depending
284 * on its dependency order. After rootfs_initcall is complete
285 * this section can be safely removed.
286 */
0444ad93
KRW
287 .iommu_table : AT(ADDR(.iommu_table) - LOAD_OFFSET) {
288 __iommu_table = .;
289 *(.iommu_table)
0444ad93
KRW
290 __iommu_table_end = .;
291 }
4822b7fc 292
107e0e0c
SS
293 . = ALIGN(8);
294 .apicdrivers : AT(ADDR(.apicdrivers) - LOAD_OFFSET) {
295 __apicdrivers = .;
296 *(.apicdrivers);
297 __apicdrivers_end = .;
298 }
299
7ac41ccf 300 . = ALIGN(8);
bf6a5741
SR
301 /*
302 * .exit.text is discard at runtime, not link time, to deal with
303 * references from .altinstructions and .eh_frame
304 */
305 .exit.text : AT(ADDR(.exit.text) - LOAD_OFFSET) {
306 EXIT_TEXT
307 }
308
309 .exit.data : AT(ADDR(.exit.data) - LOAD_OFFSET) {
310 EXIT_DATA
311 }
312
c62e4320 313#if !defined(CONFIG_X86_64) || !defined(CONFIG_SMP)
0415b00d 314 PERCPU_SECTION(INTERNODE_CACHE_BYTES)
9d16e783
SR
315#endif
316
317 . = ALIGN(PAGE_SIZE);
fd073194 318
9d16e783 319 /* freed after init ends here */
fd073194
IM
320 .init.end : AT(ADDR(.init.end) - LOAD_OFFSET) {
321 __init_end = .;
322 }
9d16e783 323
c62e4320
JB
324 /*
325 * smp_locks might be freed after init
326 * start/end must be page aligned
327 */
328 . = ALIGN(PAGE_SIZE);
329 .smp_locks : AT(ADDR(.smp_locks) - LOAD_OFFSET) {
330 __smp_locks = .;
331 *(.smp_locks)
c62e4320 332 . = ALIGN(PAGE_SIZE);
596b711e 333 __smp_locks_end = .;
c62e4320
JB
334 }
335
9d16e783
SR
336#ifdef CONFIG_X86_64
337 .data_nosave : AT(ADDR(.data_nosave) - LOAD_OFFSET) {
c62e4320
JB
338 NOSAVE_DATA
339 }
9d16e783
SR
340#endif
341
091e52c3
SR
342 /* BSS */
343 . = ALIGN(PAGE_SIZE);
344 .bss : AT(ADDR(.bss) - LOAD_OFFSET) {
345 __bss_start = .;
7c74df07 346 *(.bss..page_aligned)
091e52c3 347 *(.bss)
5bd5a452 348 . = ALIGN(PAGE_SIZE);
091e52c3
SR
349 __bss_stop = .;
350 }
9d16e783 351
091e52c3
SR
352 . = ALIGN(PAGE_SIZE);
353 .brk : AT(ADDR(.brk) - LOAD_OFFSET) {
354 __brk_base = .;
355 . += 64 * 1024; /* 64k alignment slop space */
356 *(.brk_reservation) /* areas brk users have reserved */
357 __brk_limit = .;
358 }
359
974f221c 360 . = ALIGN(PAGE_SIZE); /* keep VO_INIT_SIZE page aligned */
873b5271 361 _end = .;
091e52c3 362
444e0ae4
SR
363 STABS_DEBUG
364 DWARF_DEBUG
023bf6f1
TH
365
366 /* Sections to be discarded */
367 DISCARDS
9a99417a
JP
368 /DISCARD/ : {
369 *(.eh_frame)
9a99417a 370 }
444e0ae4
SR
371}
372
17ce265d
SR
373
374#ifdef CONFIG_X86_32
a5912f6b
IM
375/*
376 * The ASSERT() sink to . is intentional, for binutils 2.14 compatibility:
377 */
d2ba8b21
PA
378. = ASSERT((_end - LOAD_OFFSET <= KERNEL_IMAGE_SIZE),
379 "kernel image bigger than KERNEL_IMAGE_SIZE");
17ce265d
SR
380#else
381/*
382 * Per-cpu symbols which need to be offset from __per_cpu_load
383 * for the boot processor.
384 */
dd17c8f7 385#define INIT_PER_CPU(x) init_per_cpu__##x = x + __per_cpu_load
17ce265d
SR
386INIT_PER_CPU(gdt_page);
387INIT_PER_CPU(irq_stack_union);
388
389/*
390 * Build-time check on the image size:
391 */
d2ba8b21
PA
392. = ASSERT((_end - _text <= KERNEL_IMAGE_SIZE),
393 "kernel image bigger than KERNEL_IMAGE_SIZE");
17ce265d
SR
394
395#ifdef CONFIG_SMP
dd17c8f7 396. = ASSERT((irq_stack_union == 0),
d2ba8b21 397 "irq_stack_union is not at start of per-cpu area");
17ce265d
SR
398#endif
399
400#endif /* CONFIG_X86_32 */
401
2965faa5 402#ifdef CONFIG_KEXEC_CORE
17ce265d
SR
403#include <asm/kexec.h>
404
d2ba8b21
PA
405. = ASSERT(kexec_control_code_size <= KEXEC_CONTROL_CODE_MAX_SIZE,
406 "kexec control code size is too big");
17ce265d
SR
407#endif
408