perf tools: Adjust make rules
[linux-block.git] / arch / x86 / kernel / microcode_intel.c
CommitLineData
1da177e4
LT
1/*
2 * Intel CPU Microcode Update Driver for Linux
3 *
69688262 4 * Copyright (C) 2000-2006 Tigran Aivazian <tigran@aivazian.fsnet.co.uk>
9a3110bf 5 * 2006 Shaohua Li <shaohua.li@intel.com>
1da177e4
LT
6 *
7 * This driver allows to upgrade microcode on Intel processors
bc4e0f9a 8 * belonging to IA-32 family - PentiumPro, Pentium II,
1da177e4
LT
9 * Pentium III, Xeon, Pentium 4, etc.
10 *
bc4e0f9a
BC
11 * Reference: Section 8.11 of Volume 3a, IA-32 Intel? Architecture
12 * Software Developer's Manual
13 * Order Number 253668 or free download from:
14 *
50a23e6e 15 * http://developer.intel.com/Assets/PDF/manual/253668.pdf
1da177e4
LT
16 *
17 * For more information, go to http://www.urbanmyth.org/microcode
18 *
19 * This program is free software; you can redistribute it and/or
20 * modify it under the terms of the GNU General Public License
21 * as published by the Free Software Foundation; either version
22 * 2 of the License, or (at your option) any later version.
23 *
24 * 1.0 16 Feb 2000, Tigran Aivazian <tigran@sco.com>
25 * Initial release.
26 * 1.01 18 Feb 2000, Tigran Aivazian <tigran@sco.com>
27 * Added read() support + cleanups.
28 * 1.02 21 Feb 2000, Tigran Aivazian <tigran@sco.com>
29 * Added 'device trimming' support. open(O_WRONLY) zeroes
30 * and frees the saved copy of applied microcode.
31 * 1.03 29 Feb 2000, Tigran Aivazian <tigran@sco.com>
32 * Made to use devfs (/dev/cpu/microcode) + cleanups.
33 * 1.04 06 Jun 2000, Simon Trimmer <simon@veritas.com>
34 * Added misc device support (now uses both devfs and misc).
35 * Added MICROCODE_IOCFREE ioctl to clear memory.
36 * 1.05 09 Jun 2000, Simon Trimmer <simon@veritas.com>
37 * Messages for error cases (non Intel & no suitable microcode).
38 * 1.06 03 Aug 2000, Tigran Aivazian <tigran@veritas.com>
39 * Removed ->release(). Removed exclusive open and status bitmap.
40 * Added microcode_rwsem to serialize read()/write()/ioctl().
41 * Removed global kernel lock usage.
42 * 1.07 07 Sep 2000, Tigran Aivazian <tigran@veritas.com>
43 * Write 0 to 0x8B msr and then cpuid before reading revision,
44 * so that it works even if there were no update done by the
45 * BIOS. Otherwise, reading from 0x8B gives junk (which happened
46 * to be 0 on my machine which is why it worked even when I
47 * disabled update by the BIOS)
48 * Thanks to Eric W. Biederman <ebiederman@lnxi.com> for the fix.
49 * 1.08 11 Dec 2000, Richard Schaal <richard.schaal@intel.com> and
50 * Tigran Aivazian <tigran@veritas.com>
51 * Intel Pentium 4 processor support and bugfixes.
52 * 1.09 30 Oct 2001, Tigran Aivazian <tigran@veritas.com>
53 * Bugfix for HT (Hyper-Threading) enabled processors
54 * whereby processor resources are shared by all logical processors
55 * in a single CPU package.
56 * 1.10 28 Feb 2002 Asit K Mallick <asit.k.mallick@intel.com> and
57 * Tigran Aivazian <tigran@veritas.com>,
f516526f
PO
58 * Serialize updates as required on HT processors due to
59 * speculative nature of implementation.
1da177e4
LT
60 * 1.11 22 Mar 2002 Tigran Aivazian <tigran@veritas.com>
61 * Fix the panic when writing zero-length microcode chunk.
bc4e0f9a 62 * 1.12 29 Sep 2003 Nitin Kamble <nitin.a.kamble@intel.com>,
1da177e4
LT
63 * Jun Nakajima <jun.nakajima@intel.com>
64 * Support for the microcode updates in the new format.
65 * 1.13 10 Oct 2003 Tigran Aivazian <tigran@veritas.com>
66 * Removed ->read() method and obsoleted MICROCODE_IOCFREE ioctl
bc4e0f9a 67 * because we no longer hold a copy of applied microcode
1da177e4
LT
68 * in kernel memory.
69 * 1.14 25 Jun 2004 Tigran Aivazian <tigran@veritas.com>
70 * Fix sigmatch() macro to handle old CPUs with pf == 0.
71 * Thanks to Stuart Swales for pointing out this bug.
72 */
f58e1f53
JP
73
74#define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
75
4bae1967 76#include <linux/firmware.h>
4bae1967 77#include <linux/uaccess.h>
4bae1967
IM
78#include <linux/kernel.h>
79#include <linux/module.h>
871b72dd 80#include <linux/vmalloc.h>
1da177e4 81
9a56a0f8 82#include <asm/microcode.h>
4bae1967
IM
83#include <asm/processor.h>
84#include <asm/msr.h>
1da177e4 85
3e135d88 86MODULE_DESCRIPTION("Microcode Update Driver");
69688262 87MODULE_AUTHOR("Tigran Aivazian <tigran@aivazian.fsnet.co.uk>");
1da177e4
LT
88MODULE_LICENSE("GPL");
89
18dbc916
DA
90struct microcode_header_intel {
91 unsigned int hdrver;
92 unsigned int rev;
93 unsigned int date;
94 unsigned int sig;
95 unsigned int cksum;
96 unsigned int ldrver;
97 unsigned int pf;
98 unsigned int datasize;
99 unsigned int totalsize;
100 unsigned int reserved[3];
101};
102
103struct microcode_intel {
104 struct microcode_header_intel hdr;
105 unsigned int bits[0];
106};
107
108/* microcode format is extended from prescott processors */
109struct extended_signature {
110 unsigned int sig;
111 unsigned int pf;
112 unsigned int cksum;
113};
114
115struct extended_sigtable {
116 unsigned int count;
117 unsigned int cksum;
118 unsigned int reserved[3];
119 struct extended_signature sigs[0];
120};
121
4bae1967 122#define DEFAULT_UCODE_DATASIZE (2000)
f516526f
PO
123#define MC_HEADER_SIZE (sizeof(struct microcode_header_intel))
124#define DEFAULT_UCODE_TOTALSIZE (DEFAULT_UCODE_DATASIZE + MC_HEADER_SIZE)
125#define EXT_HEADER_SIZE (sizeof(struct extended_sigtable))
126#define EXT_SIGNATURE_SIZE (sizeof(struct extended_signature))
3e135d88 127#define DWSIZE (sizeof(u32))
4bae1967 128
1da177e4 129#define get_totalsize(mc) \
d4ee3668
PO
130 (((struct microcode_intel *)mc)->hdr.totalsize ? \
131 ((struct microcode_intel *)mc)->hdr.totalsize : \
132 DEFAULT_UCODE_TOTALSIZE)
133
1da177e4 134#define get_datasize(mc) \
d4ee3668
PO
135 (((struct microcode_intel *)mc)->hdr.datasize ? \
136 ((struct microcode_intel *)mc)->hdr.datasize : DEFAULT_UCODE_DATASIZE)
1da177e4
LT
137
138#define sigmatch(s1, s2, p1, p2) \
139 (((s1) == (s2)) && (((p1) & (p2)) || (((p1) == 0) && ((p2) == 0))))
140
141#define exttable_size(et) ((et)->count * EXT_SIGNATURE_SIZE + EXT_HEADER_SIZE)
142
d45de409 143static int collect_cpu_info(int cpu_num, struct cpu_signature *csig)
1da177e4 144{
92cb7612 145 struct cpuinfo_x86 *c = &cpu_data(cpu_num);
1da177e4
LT
146 unsigned int val[2];
147
d45de409 148 memset(csig, 0, sizeof(*csig));
1da177e4
LT
149
150 if (c->x86_vendor != X86_VENDOR_INTEL || c->x86 < 6 ||
3e135d88 151 cpu_has(c, X86_FEATURE_IA64)) {
f58e1f53 152 pr_err("CPU%d not a capable Intel processor\n", cpu_num);
d45de409 153 return -1;
9a3110bf 154 }
1da177e4 155
d45de409 156 csig->sig = cpuid_eax(0x00000001);
9a3110bf
SL
157
158 if ((c->x86_model >= 5) || (c->x86 > 6)) {
159 /* get processor flags from MSR 0x17 */
160 rdmsr(MSR_IA32_PLATFORM_ID, val[0], val[1]);
d45de409 161 csig->pf = 1 << ((val[1] >> 18) & 7);
1da177e4
LT
162 }
163
506ed6b5 164 csig->rev = c->microcode;
f58e1f53
JP
165 pr_info("CPU%d sig=0x%x, pf=0x%x, revision=0x%x\n",
166 cpu_num, csig->sig, csig->pf, csig->rev);
d45de409
DA
167
168 return 0;
1da177e4
LT
169}
170
a0a29b62 171static inline int update_match_cpu(struct cpu_signature *csig, int sig, int pf)
1da177e4 172{
a0a29b62
DA
173 return (!sigmatch(sig, csig->sig, pf, csig->pf)) ? 0 : 1;
174}
1da177e4 175
dd3feda7 176static inline int
4bae1967 177update_match_revision(struct microcode_header_intel *mc_header, int rev)
a0a29b62
DA
178{
179 return (mc_header->rev <= rev) ? 0 : 1;
1da177e4
LT
180}
181
8d86f390 182static int microcode_sanity_check(void *mc)
1da177e4 183{
4bae1967 184 unsigned long total_size, data_size, ext_table_size;
d4ee3668 185 struct microcode_header_intel *mc_header = mc;
9a3110bf 186 struct extended_sigtable *ext_header = NULL;
9a3110bf 187 int sum, orig_sum, ext_sigcount = 0, i;
4bae1967 188 struct extended_signature *ext_sig;
9a3110bf
SL
189
190 total_size = get_totalsize(mc_header);
191 data_size = get_datasize(mc_header);
4bae1967 192
bd8e39f9 193 if (data_size + MC_HEADER_SIZE > total_size) {
f58e1f53 194 pr_err("error! Bad data size in microcode data file\n");
9a3110bf
SL
195 return -EINVAL;
196 }
1da177e4 197
9a3110bf 198 if (mc_header->ldrver != 1 || mc_header->hdrver != 1) {
f58e1f53 199 pr_err("error! Unknown microcode update format\n");
9a3110bf
SL
200 return -EINVAL;
201 }
202 ext_table_size = total_size - (MC_HEADER_SIZE + data_size);
203 if (ext_table_size) {
204 if ((ext_table_size < EXT_HEADER_SIZE)
205 || ((ext_table_size - EXT_HEADER_SIZE) % EXT_SIGNATURE_SIZE)) {
f58e1f53 206 pr_err("error! Small exttable size in microcode data file\n");
9a3110bf 207 return -EINVAL;
1da177e4 208 }
9a3110bf
SL
209 ext_header = mc + MC_HEADER_SIZE + data_size;
210 if (ext_table_size != exttable_size(ext_header)) {
f58e1f53 211 pr_err("error! Bad exttable size in microcode data file\n");
9a3110bf 212 return -EFAULT;
1da177e4 213 }
9a3110bf
SL
214 ext_sigcount = ext_header->count;
215 }
1da177e4 216
9a3110bf
SL
217 /* check extended table checksum */
218 if (ext_table_size) {
219 int ext_table_sum = 0;
9a4b9efa 220 int *ext_tablep = (int *)ext_header;
9a3110bf
SL
221
222 i = ext_table_size / DWSIZE;
223 while (i--)
224 ext_table_sum += ext_tablep[i];
225 if (ext_table_sum) {
f58e1f53 226 pr_warning("aborting, bad extended signature table checksum\n");
9a3110bf 227 return -EINVAL;
1da177e4 228 }
9a3110bf 229 }
1da177e4 230
9a3110bf
SL
231 /* calculate the checksum */
232 orig_sum = 0;
233 i = (MC_HEADER_SIZE + data_size) / DWSIZE;
234 while (i--)
235 orig_sum += ((int *)mc)[i];
236 if (orig_sum) {
f58e1f53 237 pr_err("aborting, bad checksum\n");
9a3110bf
SL
238 return -EINVAL;
239 }
240 if (!ext_table_size)
241 return 0;
242 /* check extended signature checksum */
243 for (i = 0; i < ext_sigcount; i++) {
ade1af77
JE
244 ext_sig = (void *)ext_header + EXT_HEADER_SIZE +
245 EXT_SIGNATURE_SIZE * i;
9a3110bf
SL
246 sum = orig_sum
247 - (mc_header->sig + mc_header->pf + mc_header->cksum)
248 + (ext_sig->sig + ext_sig->pf + ext_sig->cksum);
249 if (sum) {
f58e1f53 250 pr_err("aborting, bad checksum\n");
9a3110bf 251 return -EINVAL;
1da177e4 252 }
9a3110bf
SL
253 }
254 return 0;
255}
5cf6c541 256
9a3110bf
SL
257/*
258 * return 0 - no update found
259 * return 1 - found update
9a3110bf 260 */
a0a29b62
DA
261static int
262get_matching_microcode(struct cpu_signature *cpu_sig, void *mc, int rev)
9a3110bf 263{
d4ee3668 264 struct microcode_header_intel *mc_header = mc;
9a3110bf
SL
265 struct extended_sigtable *ext_header;
266 unsigned long total_size = get_totalsize(mc_header);
267 int ext_sigcount, i;
268 struct extended_signature *ext_sig;
9a3110bf 269
a0a29b62
DA
270 if (!update_match_revision(mc_header, rev))
271 return 0;
272
273 if (update_match_cpu(cpu_sig, mc_header->sig, mc_header->pf))
274 return 1;
9a3110bf 275
a0a29b62 276 /* Look for ext. headers: */
9a3110bf
SL
277 if (total_size <= get_datasize(mc_header) + MC_HEADER_SIZE)
278 return 0;
279
ade1af77 280 ext_header = mc + get_datasize(mc_header) + MC_HEADER_SIZE;
9a3110bf 281 ext_sigcount = ext_header->count;
ade1af77 282 ext_sig = (void *)ext_header + EXT_HEADER_SIZE;
a0a29b62 283
9a3110bf 284 for (i = 0; i < ext_sigcount; i++) {
a0a29b62
DA
285 if (update_match_cpu(cpu_sig, ext_sig->sig, ext_sig->pf))
286 return 1;
9a3110bf
SL
287 ext_sig++;
288 }
289 return 0;
1da177e4
LT
290}
291
871b72dd 292static int apply_microcode(int cpu)
1da177e4 293{
4bae1967
IM
294 struct microcode_intel *mc_intel;
295 struct ucode_cpu_info *uci;
1da177e4 296 unsigned int val[2];
506ed6b5
AK
297 int cpu_num = raw_smp_processor_id();
298 struct cpuinfo_x86 *c = &cpu_data(cpu_num);
4bae1967 299
4bae1967
IM
300 uci = ucode_cpu_info + cpu;
301 mc_intel = uci->mc;
1da177e4 302
9a3110bf
SL
303 /* We should bind the task to the CPU */
304 BUG_ON(cpu_num != cpu);
305
18dbc916 306 if (mc_intel == NULL)
871b72dd 307 return 0;
1da177e4
LT
308
309 /* write microcode via MSR 0x79 */
310 wrmsr(MSR_IA32_UCODE_WRITE,
18dbc916
DA
311 (unsigned long) mc_intel->bits,
312 (unsigned long) mc_intel->bits >> 16 >> 16);
1da177e4
LT
313 wrmsr(MSR_IA32_UCODE_REV, 0, 0);
314
506ed6b5 315 /* As documented in the SDM: Do a CPUID 1 here */
487472bc 316 sync_core();
245067d1 317
1da177e4
LT
318 /* get the current revision from MSR 0x8B */
319 rdmsr(MSR_IA32_UCODE_REV, val[0], val[1]);
320
18dbc916 321 if (val[1] != mc_intel->hdr.rev) {
f58e1f53
JP
322 pr_err("CPU%d update to revision 0x%x failed\n",
323 cpu_num, mc_intel->hdr.rev);
871b72dd 324 return -1;
9a3110bf 325 }
3235dc3f 326 pr_info("CPU%d updated to revision 0x%x, date = %04x-%02x-%02x\n",
871b72dd 327 cpu_num, val[1],
18dbc916
DA
328 mc_intel->hdr.date & 0xffff,
329 mc_intel->hdr.date >> 24,
330 (mc_intel->hdr.date >> 16) & 0xff);
4bae1967 331
d45de409 332 uci->cpu_sig.rev = val[1];
506ed6b5 333 c->microcode = val[1];
871b72dd
DA
334
335 return 0;
1da177e4
LT
336}
337
871b72dd
DA
338static enum ucode_state generic_load_microcode(int cpu, void *data, size_t size,
339 int (*get_ucode_data)(void *, const void *, size_t))
9a3110bf 340{
a0a29b62 341 struct ucode_cpu_info *uci = ucode_cpu_info + cpu;
938179b4 342 u8 *ucode_ptr = data, *new_mc = NULL, *mc = NULL;
a0a29b62
DA
343 int new_rev = uci->cpu_sig.rev;
344 unsigned int leftover = size;
871b72dd 345 enum ucode_state state = UCODE_OK;
938179b4 346 unsigned int curr_mc_size = 0;
9a3110bf 347
a0a29b62
DA
348 while (leftover) {
349 struct microcode_header_intel mc_header;
350 unsigned int mc_size;
9a3110bf 351
a0a29b62
DA
352 if (get_ucode_data(&mc_header, ucode_ptr, sizeof(mc_header)))
353 break;
a30a6a2c 354
a0a29b62
DA
355 mc_size = get_totalsize(&mc_header);
356 if (!mc_size || mc_size > leftover) {
f58e1f53 357 pr_err("error! Bad data in microcode data file\n");
a0a29b62
DA
358 break;
359 }
a30a6a2c 360
938179b4
DS
361 /* For performance reasons, reuse mc area when possible */
362 if (!mc || mc_size > curr_mc_size) {
5cdd2de0 363 vfree(mc);
938179b4
DS
364 mc = vmalloc(mc_size);
365 if (!mc)
366 break;
367 curr_mc_size = mc_size;
368 }
a0a29b62
DA
369
370 if (get_ucode_data(mc, ucode_ptr, mc_size) ||
371 microcode_sanity_check(mc) < 0) {
a0a29b62
DA
372 break;
373 }
374
375 if (get_matching_microcode(&uci->cpu_sig, mc, new_rev)) {
5cdd2de0 376 vfree(new_mc);
a0a29b62
DA
377 new_rev = mc_header.rev;
378 new_mc = mc;
938179b4
DS
379 mc = NULL; /* trigger new vmalloc */
380 }
a0a29b62
DA
381
382 ucode_ptr += mc_size;
383 leftover -= mc_size;
a30a6a2c
SL
384 }
385
5cdd2de0 386 vfree(mc);
938179b4 387
871b72dd 388 if (leftover) {
5cdd2de0 389 vfree(new_mc);
871b72dd 390 state = UCODE_ERROR;
4bae1967 391 goto out;
871b72dd 392 }
4bae1967 393
871b72dd
DA
394 if (!new_mc) {
395 state = UCODE_NFOUND;
4bae1967 396 goto out;
a30a6a2c 397 }
a0a29b62 398
5cdd2de0 399 vfree(uci->mc);
4bae1967
IM
400 uci->mc = (struct microcode_intel *)new_mc;
401
f58e1f53
JP
402 pr_debug("CPU%d found a matching microcode update with version 0x%x (current=0x%x)\n",
403 cpu, new_rev, uci->cpu_sig.rev);
871b72dd
DA
404out:
405 return state;
a30a6a2c
SL
406}
407
a0a29b62
DA
408static int get_ucode_fw(void *to, const void *from, size_t n)
409{
410 memcpy(to, from, n);
411 return 0;
412}
a30a6a2c 413
871b72dd 414static enum ucode_state request_microcode_fw(int cpu, struct device *device)
a30a6a2c
SL
415{
416 char name[30];
92cb7612 417 struct cpuinfo_x86 *c = &cpu_data(cpu);
a30a6a2c 418 const struct firmware *firmware;
871b72dd 419 enum ucode_state ret;
a30a6a2c 420
3e135d88 421 sprintf(name, "intel-ucode/%02x-%02x-%02x",
a30a6a2c 422 c->x86, c->x86_model, c->x86_mask);
871b72dd
DA
423
424 if (request_firmware(&firmware, name, device)) {
f58e1f53 425 pr_debug("data file %s load failed\n", name);
871b72dd 426 return UCODE_NFOUND;
a30a6a2c 427 }
a0a29b62 428
dd3feda7
JSR
429 ret = generic_load_microcode(cpu, (void *)firmware->data,
430 firmware->size, &get_ucode_fw);
a0a29b62 431
a30a6a2c
SL
432 release_firmware(firmware);
433
a0a29b62
DA
434 return ret;
435}
436
437static int get_ucode_user(void *to, const void *from, size_t n)
438{
439 return copy_from_user(to, from, n);
440}
441
871b72dd
DA
442static enum ucode_state
443request_microcode_user(int cpu, const void __user *buf, size_t size)
a0a29b62 444{
dd3feda7 445 return generic_load_microcode(cpu, (void *)buf, size, &get_ucode_user);
a30a6a2c
SL
446}
447
8d86f390 448static void microcode_fini_cpu(int cpu)
a30a6a2c
SL
449{
450 struct ucode_cpu_info *uci = ucode_cpu_info + cpu;
451
18dbc916
DA
452 vfree(uci->mc);
453 uci->mc = NULL;
a30a6a2c 454}
8d86f390 455
4db646b1 456static struct microcode_ops microcode_intel_ops = {
a0a29b62
DA
457 .request_microcode_user = request_microcode_user,
458 .request_microcode_fw = request_microcode_fw,
8d86f390
PO
459 .collect_cpu_info = collect_cpu_info,
460 .apply_microcode = apply_microcode,
461 .microcode_fini_cpu = microcode_fini_cpu,
462};
463
18dbc916 464struct microcode_ops * __init init_intel_microcode(void)
8d86f390 465{
18dbc916 466 return &microcode_intel_ops;
8d86f390
PO
467}
468