projects / linux-2.6-block.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
perf: Fix perf_event_open(.flags) test
[linux-2.6-block.git] / arch / x86 / kernel / cpu / perf_event_intel_ds.c
CommitLineData
de0428a7
KW		 1#include <linux/bitops.h>
2#include <linux/types.h>
3#include <linux/slab.h>
ca037701 4
de0428a7 5#include <asm/perf_event.h>
3e702ff6 6#include <asm/insn.h>
de0428a7
KW		 7
8#include "perf_event.h"
ca037701
PZ		 9
10/* The size of a BTS record in bytes: */
11#define BTS_RECORD_SIZE 24
12
13#define BTS_BUFFER_SIZE (PAGE_SIZE << 4)
14#define PEBS_BUFFER_SIZE PAGE_SIZE
9536c8d2 15#define PEBS_FIXUP_SIZE PAGE_SIZE
ca037701
PZ		 16
17/*
18 * pebs_record_32 for p4 and core not supported
19
20struct pebs_record_32 {
21 u32 flags, ip;
22 u32 ax, bc, cx, dx;
23 u32 si, di, bp, sp;
24};
25
26 */
27
f20093ee
SE		 28union intel_x86_pebs_dse {
29 u64 val;
30 struct {
31 unsigned int ld_dse:4;
32 unsigned int ld_stlb_miss:1;
33 unsigned int ld_locked:1;
34 unsigned int ld_reserved:26;
35 };
36 struct {
37 unsigned int st_l1d_hit:1;
38 unsigned int st_reserved1:3;
39 unsigned int st_stlb_miss:1;
40 unsigned int st_locked:1;
41 unsigned int st_reserved2:26;
42 };
43};
44
45
46/*
47 * Map PEBS Load Latency Data Source encodings to generic
48 * memory data source information
49 */
50#define P(a, b) PERF_MEM_S(a, b)
51#define OP_LH (P(OP, LOAD) | P(LVL, HIT))
52#define SNOOP_NONE_MISS (P(SNOOP, NONE) | P(SNOOP, MISS))
53
54static const u64 pebs_data_source[] = {
55 P(OP, LOAD) | P(LVL, MISS) | P(LVL, L3) | P(SNOOP, NA),/* 0x00:ukn L3 */
56 OP_LH | P(LVL, L1) | P(SNOOP, NONE), /* 0x01: L1 local */
57 OP_LH | P(LVL, LFB) | P(SNOOP, NONE), /* 0x02: LFB hit */
58 OP_LH | P(LVL, L2) | P(SNOOP, NONE), /* 0x03: L2 hit */
59 OP_LH | P(LVL, L3) | P(SNOOP, NONE), /* 0x04: L3 hit */
60 OP_LH | P(LVL, L3) | P(SNOOP, MISS), /* 0x05: L3 hit, snoop miss */
61 OP_LH | P(LVL, L3) | P(SNOOP, HIT), /* 0x06: L3 hit, snoop hit */
62 OP_LH | P(LVL, L3) | P(SNOOP, HITM), /* 0x07: L3 hit, snoop hitm */
63 OP_LH | P(LVL, REM_CCE1) | P(SNOOP, HIT), /* 0x08: L3 miss snoop hit */
64 OP_LH | P(LVL, REM_CCE1) | P(SNOOP, HITM), /* 0x09: L3 miss snoop hitm*/
65 OP_LH | P(LVL, LOC_RAM) | P(SNOOP, HIT), /* 0x0a: L3 miss, shared */
66 OP_LH | P(LVL, REM_RAM1) | P(SNOOP, HIT), /* 0x0b: L3 miss, shared */
67 OP_LH | P(LVL, LOC_RAM) | SNOOP_NONE_MISS,/* 0x0c: L3 miss, excl */
68 OP_LH | P(LVL, REM_RAM1) | SNOOP_NONE_MISS,/* 0x0d: L3 miss, excl */
69 OP_LH | P(LVL, IO) | P(SNOOP, NONE), /* 0x0e: I/O */
70 OP_LH | P(LVL, UNC) | P(SNOOP, NONE), /* 0x0f: uncached */
71};
72
9ad64c0f
SE		 73static u64 precise_store_data(u64 status)
74{
75 union intel_x86_pebs_dse dse;
76 u64 val = P(OP, STORE) | P(SNOOP, NA) | P(LVL, L1) | P(TLB, L2);
77
78 dse.val = status;
79
80 /*
81 * bit 4: TLB access
82 * 1 = stored missed 2nd level TLB
83 *
84 * so it either hit the walker or the OS
85 * otherwise hit 2nd level TLB
86 */
87 if (dse.st_stlb_miss)
88 val |= P(TLB, MISS);
89 else
90 val |= P(TLB, HIT);
91
92 /*
93 * bit 0: hit L1 data cache
94 * if not set, then all we know is that
95 * it missed L1D
96 */
97 if (dse.st_l1d_hit)
98 val |= P(LVL, HIT);
99 else
100 val |= P(LVL, MISS);
101
102 /*
103 * bit 5: Locked prefix
104 */
105 if (dse.st_locked)
106 val |= P(LOCK, LOCKED);
107
108 return val;
109}
110
f9134f36
AK		 111static u64 precise_store_data_hsw(u64 status)
112{
113 union perf_mem_data_src dse;
114
115 dse.val = 0;
116 dse.mem_op = PERF_MEM_OP_STORE;
117 dse.mem_lvl = PERF_MEM_LVL_NA;
118 if (status & 1)
119 dse.mem_lvl = PERF_MEM_LVL_L1;
120 /* Nothing else supported. Sorry. */
121 return dse.val;
122}
123
f20093ee
SE		 124static u64 load_latency_data(u64 status)
125{
126 union intel_x86_pebs_dse dse;
127 u64 val;
128 int model = boot_cpu_data.x86_model;
129 int fam = boot_cpu_data.x86;
130
131 dse.val = status;
132
133 /*
134 * use the mapping table for bit 0-3
135 */
136 val = pebs_data_source[dse.ld_dse];
137
138 /*
139 * Nehalem models do not support TLB, Lock infos
140 */
141 if (fam == 0x6 && (model == 26 || model == 30
142 || model == 31 || model == 46)) {
143 val |= P(TLB, NA) | P(LOCK, NA);
144 return val;
145 }
146 /*
147 * bit 4: TLB access
148 * 0 = did not miss 2nd level TLB
149 * 1 = missed 2nd level TLB
150 */
151 if (dse.ld_stlb_miss)
152 val |= P(TLB, MISS) | P(TLB, L2);
153 else
154 val |= P(TLB, HIT) | P(TLB, L1) | P(TLB, L2);
155
156 /*
157 * bit 5: locked prefix
158 */
159 if (dse.ld_locked)
160 val |= P(LOCK, LOCKED);
161
162 return val;
163}
164
ca037701
PZ		 165struct pebs_record_core {
166 u64 flags, ip;
167 u64 ax, bx, cx, dx;
168 u64 si, di, bp, sp;
169 u64 r8, r9, r10, r11;
170 u64 r12, r13, r14, r15;
171};
172
173struct pebs_record_nhm {
174 u64 flags, ip;
175 u64 ax, bx, cx, dx;
176 u64 si, di, bp, sp;
177 u64 r8, r9, r10, r11;
178 u64 r12, r13, r14, r15;
179 u64 status, dla, dse, lat;
180};
181
130768b8
AK		 182/*
183 * Same as pebs_record_nhm, with two additional fields.
184 */
185struct pebs_record_hsw {
748e86aa
AK		 186 u64 flags, ip;
187 u64 ax, bx, cx, dx;
188 u64 si, di, bp, sp;
189 u64 r8, r9, r10, r11;
190 u64 r12, r13, r14, r15;
191 u64 status, dla, dse, lat;
d2beea4a 192 u64 real_ip, tsx_tuning;
748e86aa
AK		 193};
194
195union hsw_tsx_tuning {
196 struct {
197 u32 cycles_last_block : 32,
198 hle_abort : 1,
199 rtm_abort : 1,
200 instruction_abort : 1,
201 non_instruction_abort : 1,
202 retry : 1,
203 data_conflict : 1,
204 capacity_writes : 1,
205 capacity_reads : 1;
206 };
207 u64 value;
130768b8
AK		 208};
209
a405bad5
AK		 210#define PEBS_HSW_TSX_FLAGS 0xff00000000ULL
211
de0428a7 212void init_debug_store_on_cpu(int cpu)
ca037701
PZ		 213{
214 struct debug_store *ds = per_cpu(cpu_hw_events, cpu).ds;
215
216 if (!ds)
217 return;
218
219 wrmsr_on_cpu(cpu, MSR_IA32_DS_AREA,
220 (u32)((u64)(unsigned long)ds),
221 (u32)((u64)(unsigned long)ds >> 32));
222}
223
de0428a7 224void fini_debug_store_on_cpu(int cpu)
ca037701
PZ		 225{
226 if (!per_cpu(cpu_hw_events, cpu).ds)
227 return;
228
229 wrmsr_on_cpu(cpu, MSR_IA32_DS_AREA, 0, 0);
230}
231
9536c8d2
PZ		 232static DEFINE_PER_CPU(void *, insn_buffer);
233
5ee25c87
PZ		 234static int alloc_pebs_buffer(int cpu)
235{
236 struct debug_store *ds = per_cpu(cpu_hw_events, cpu).ds;
96681fc3 237 int node = cpu_to_node(cpu);
5ee25c87 238 int max, thresh = 1; /* always use a single PEBS record */
9536c8d2 239 void *buffer, *ibuffer;
5ee25c87
PZ		 240
241 if (!x86_pmu.pebs)
242 return 0;
243
7bfb7e6b 244 buffer = kzalloc_node(PEBS_BUFFER_SIZE, GFP_KERNEL, node);
5ee25c87
PZ		 245 if (unlikely(!buffer))
246 return -ENOMEM;
247
9536c8d2
PZ		 248 /*
249 * HSW+ already provides us the eventing ip; no need to allocate this
250 * buffer then.
251 */
252 if (x86_pmu.intel_cap.pebs_format < 2) {
253 ibuffer = kzalloc_node(PEBS_FIXUP_SIZE, GFP_KERNEL, node);
254 if (!ibuffer) {
255 kfree(buffer);
256 return -ENOMEM;
257 }
258 per_cpu(insn_buffer, cpu) = ibuffer;
259 }
260
5ee25c87
PZ		 261 max = PEBS_BUFFER_SIZE / x86_pmu.pebs_record_size;
262
263 ds->pebs_buffer_base = (u64)(unsigned long)buffer;
264 ds->pebs_index = ds->pebs_buffer_base;
265 ds->pebs_absolute_maximum = ds->pebs_buffer_base +
266 max * x86_pmu.pebs_record_size;
267
268 ds->pebs_interrupt_threshold = ds->pebs_buffer_base +
269 thresh * x86_pmu.pebs_record_size;
270
271 return 0;
272}
273
b39f88ac
PZ		 274static void release_pebs_buffer(int cpu)
275{
276 struct debug_store *ds = per_cpu(cpu_hw_events, cpu).ds;
277
278 if (!ds || !x86_pmu.pebs)
279 return;
280
9536c8d2
PZ		 281 kfree(per_cpu(insn_buffer, cpu));
282 per_cpu(insn_buffer, cpu) = NULL;
283
b39f88ac
PZ		 284 kfree((void *)(unsigned long)ds->pebs_buffer_base);
285 ds->pebs_buffer_base = 0;
286}
287
5ee25c87
PZ		 288static int alloc_bts_buffer(int cpu)
289{
290 struct debug_store *ds = per_cpu(cpu_hw_events, cpu).ds;
96681fc3 291 int node = cpu_to_node(cpu);
5ee25c87
PZ		 292 int max, thresh;
293 void *buffer;
294
295 if (!x86_pmu.bts)
296 return 0;
297
7bfb7e6b 298 buffer = kzalloc_node(BTS_BUFFER_SIZE, GFP_KERNEL, node);
5ee25c87
PZ		 299 if (unlikely(!buffer))
300 return -ENOMEM;
301
302 max = BTS_BUFFER_SIZE / BTS_RECORD_SIZE;
303 thresh = max / 16;
304
305 ds->bts_buffer_base = (u64)(unsigned long)buffer;
306 ds->bts_index = ds->bts_buffer_base;
307 ds->bts_absolute_maximum = ds->bts_buffer_base +
308 max * BTS_RECORD_SIZE;
309 ds->bts_interrupt_threshold = ds->bts_absolute_maximum -
310 thresh * BTS_RECORD_SIZE;
311
312 return 0;
313}
314
b39f88ac
PZ		 315static void release_bts_buffer(int cpu)
316{
317 struct debug_store *ds = per_cpu(cpu_hw_events, cpu).ds;
318
319 if (!ds || !x86_pmu.bts)
320 return;
321
322 kfree((void *)(unsigned long)ds->bts_buffer_base);
323 ds->bts_buffer_base = 0;
324}
325
65af94ba
PZ		 326static int alloc_ds_buffer(int cpu)
327{
96681fc3 328 int node = cpu_to_node(cpu);
65af94ba
PZ		 329 struct debug_store *ds;
330
7bfb7e6b 331 ds = kzalloc_node(sizeof(*ds), GFP_KERNEL, node);
65af94ba
PZ		 332 if (unlikely(!ds))
333 return -ENOMEM;
334
335 per_cpu(cpu_hw_events, cpu).ds = ds;
336
337 return 0;
338}
339
340static void release_ds_buffer(int cpu)
341{
342 struct debug_store *ds = per_cpu(cpu_hw_events, cpu).ds;
343
344 if (!ds)
345 return;
346
347 per_cpu(cpu_hw_events, cpu).ds = NULL;
348 kfree(ds);
349}
350
de0428a7 351void release_ds_buffers(void)
ca037701
PZ		 352{
353 int cpu;
354
355 if (!x86_pmu.bts && !x86_pmu.pebs)
356 return;
357
358 get_online_cpus();
ca037701
PZ		 359 for_each_online_cpu(cpu)
360 fini_debug_store_on_cpu(cpu);
361
362 for_each_possible_cpu(cpu) {
b39f88ac
PZ		 363 release_pebs_buffer(cpu);
364 release_bts_buffer(cpu);
65af94ba 365 release_ds_buffer(cpu);
ca037701 366 }
ca037701
PZ		 367 put_online_cpus();
368}
369
de0428a7 370void reserve_ds_buffers(void)
ca037701 371{
6809b6ea
PZ		 372 int bts_err = 0, pebs_err = 0;
373 int cpu;
374
375 x86_pmu.bts_active = 0;
376 x86_pmu.pebs_active = 0;
ca037701
PZ		 377
378 if (!x86_pmu.bts && !x86_pmu.pebs)
f80c9e30 379 return;
ca037701 380
6809b6ea
PZ		 381 if (!x86_pmu.bts)
382 bts_err = 1;
383
384 if (!x86_pmu.pebs)
385 pebs_err = 1;
386
ca037701
PZ		 387 get_online_cpus();
388
389 for_each_possible_cpu(cpu) {
6809b6ea
PZ		 390 if (alloc_ds_buffer(cpu)) {
391 bts_err = 1;
392 pebs_err = 1;
393 }
ca037701 394
6809b6ea
PZ		 395 if (!bts_err && alloc_bts_buffer(cpu))
396 bts_err = 1;
397
398 if (!pebs_err && alloc_pebs_buffer(cpu))
399 pebs_err = 1;
5ee25c87 400
6809b6ea 401 if (bts_err && pebs_err)
5ee25c87 402 break;
6809b6ea
PZ		 403 }
404
405 if (bts_err) {
406 for_each_possible_cpu(cpu)
407 release_bts_buffer(cpu);
408 }
ca037701 409
6809b6ea
PZ		 410 if (pebs_err) {
411 for_each_possible_cpu(cpu)
412 release_pebs_buffer(cpu);
ca037701
PZ		 413 }
414
6809b6ea
PZ		 415 if (bts_err && pebs_err) {
416 for_each_possible_cpu(cpu)
417 release_ds_buffer(cpu);
418 } else {
419 if (x86_pmu.bts && !bts_err)
420 x86_pmu.bts_active = 1;
421
422 if (x86_pmu.pebs && !pebs_err)
423 x86_pmu.pebs_active = 1;
424
ca037701
PZ		 425 for_each_online_cpu(cpu)
426 init_debug_store_on_cpu(cpu);
427 }
428
429 put_online_cpus();
ca037701
PZ		 430}
431
432/*
433 * BTS
434 */
435
de0428a7 436struct event_constraint bts_constraint =
15c7ad51 437 EVENT_CONSTRAINT(0, 1ULL << INTEL_PMC_IDX_FIXED_BTS, 0);
ca037701 438
de0428a7 439void intel_pmu_enable_bts(u64 config)
ca037701
PZ		 440{
441 unsigned long debugctlmsr;
442
443 debugctlmsr = get_debugctlmsr();
444
7c5ecaf7
PZ		 445 debugctlmsr |= DEBUGCTLMSR_TR;
446 debugctlmsr |= DEBUGCTLMSR_BTS;
447 debugctlmsr |= DEBUGCTLMSR_BTINT;
ca037701
PZ		 448
449 if (!(config & ARCH_PERFMON_EVENTSEL_OS))
7c5ecaf7 450 debugctlmsr |= DEBUGCTLMSR_BTS_OFF_OS;
ca037701
PZ		 451
452 if (!(config & ARCH_PERFMON_EVENTSEL_USR))
7c5ecaf7 453 debugctlmsr |= DEBUGCTLMSR_BTS_OFF_USR;
ca037701
PZ		 454
455 update_debugctlmsr(debugctlmsr);
456}
457
de0428a7 458void intel_pmu_disable_bts(void)
ca037701
PZ		 459{
460 struct cpu_hw_events *cpuc = &__get_cpu_var(cpu_hw_events);
461 unsigned long debugctlmsr;
462
463 if (!cpuc->ds)
464 return;
465
466 debugctlmsr = get_debugctlmsr();
467
468 debugctlmsr &=
7c5ecaf7
PZ		 469 ~(DEBUGCTLMSR_TR | DEBUGCTLMSR_BTS | DEBUGCTLMSR_BTINT |
470 DEBUGCTLMSR_BTS_OFF_OS | DEBUGCTLMSR_BTS_OFF_USR);
ca037701
PZ		 471
472 update_debugctlmsr(debugctlmsr);
473}
474
de0428a7 475int intel_pmu_drain_bts_buffer(void)
ca037701
PZ		 476{
477 struct cpu_hw_events *cpuc = &__get_cpu_var(cpu_hw_events);
478 struct debug_store *ds = cpuc->ds;
479 struct bts_record {
480 u64 from;
481 u64 to;
482 u64 flags;
483 };
15c7ad51 484 struct perf_event *event = cpuc->events[INTEL_PMC_IDX_FIXED_BTS];
ca037701
PZ		 485 struct bts_record *at, *top;
486 struct perf_output_handle handle;
487 struct perf_event_header header;
488 struct perf_sample_data data;
489 struct pt_regs regs;
490
491 if (!event)
b0b2072d 492 return 0;
ca037701 493
6809b6ea 494 if (!x86_pmu.bts_active)
b0b2072d 495 return 0;
ca037701
PZ		 496
497 at = (struct bts_record *)(unsigned long)ds->bts_buffer_base;
498 top = (struct bts_record *)(unsigned long)ds->bts_index;
499
500 if (top <= at)
b0b2072d 501 return 0;
ca037701 502
0e48026a
SE		 503 memset(&regs, 0, sizeof(regs));
504
ca037701
PZ		 505 ds->bts_index = ds->bts_buffer_base;
506
fd0d000b 507 perf_sample_data_init(&data, 0, event->hw.last_period);
ca037701
PZ		 508
509 /*
510 * Prepare a generic sample, i.e. fill in the invariant fields.
511 * We will overwrite the from and to address before we output
512 * the sample.
513 */
514 perf_prepare_sample(&header, &data, event, &regs);
515
a7ac67ea 516 if (perf_output_begin(&handle, event, header.size * (top - at)))
b0b2072d 517 return 1;
ca037701
PZ		 518
519 for (; at < top; at++) {
520 data.ip = at->from;
521 data.addr = at->to;
522
523 perf_output_sample(&handle, &header, &data, event);
524 }
525
526 perf_output_end(&handle);
527
528 /* There's new data available. */
529 event->hw.interrupts++;
530 event->pending_kill = POLL_IN;
b0b2072d 531 return 1;
ca037701
PZ		 532}
533
534/*
535 * PEBS
536 */
de0428a7 537struct event_constraint intel_core2_pebs_event_constraints[] = {
7d5d02da
LM		 538 INTEL_UEVENT_CONSTRAINT(0x00c0, 0x1), /* INST_RETIRED.ANY */
539 INTEL_UEVENT_CONSTRAINT(0xfec1, 0x1), /* X87_OPS_RETIRED.ANY */
540 INTEL_UEVENT_CONSTRAINT(0x00c5, 0x1), /* BR_INST_RETIRED.MISPRED */
541 INTEL_UEVENT_CONSTRAINT(0x1fc7, 0x1), /* SIMD_INST_RETURED.ANY */
542 INTEL_EVENT_CONSTRAINT(0xcb, 0x1), /* MEM_LOAD_RETIRED.* */
ca037701
PZ		 543 EVENT_CONSTRAINT_END
544};
545
de0428a7 546struct event_constraint intel_atom_pebs_event_constraints[] = {
7d5d02da
LM		 547 INTEL_UEVENT_CONSTRAINT(0x00c0, 0x1), /* INST_RETIRED.ANY */
548 INTEL_UEVENT_CONSTRAINT(0x00c5, 0x1), /* MISPREDICTED_BRANCH_RETIRED */
549 INTEL_EVENT_CONSTRAINT(0xcb, 0x1), /* MEM_LOAD_RETIRED.* */
17e31629
SE		 550 EVENT_CONSTRAINT_END
551};
552
1fa64180
YZ		 553struct event_constraint intel_slm_pebs_event_constraints[] = {
554 INTEL_UEVENT_CONSTRAINT(0x0103, 0x1), /* REHABQ.LD_BLOCK_ST_FORWARD_PS */
555 INTEL_UEVENT_CONSTRAINT(0x0803, 0x1), /* REHABQ.LD_SPLITS_PS */
556 INTEL_UEVENT_CONSTRAINT(0x0204, 0x1), /* MEM_UOPS_RETIRED.L2_HIT_LOADS_PS */
557 INTEL_UEVENT_CONSTRAINT(0x0404, 0x1), /* MEM_UOPS_RETIRED.L2_MISS_LOADS_PS */
558 INTEL_UEVENT_CONSTRAINT(0x0804, 0x1), /* MEM_UOPS_RETIRED.DTLB_MISS_LOADS_PS */
559 INTEL_UEVENT_CONSTRAINT(0x2004, 0x1), /* MEM_UOPS_RETIRED.HITM_PS */
560 INTEL_UEVENT_CONSTRAINT(0x00c0, 0x1), /* INST_RETIRED.ANY_PS */
561 INTEL_UEVENT_CONSTRAINT(0x00c4, 0x1), /* BR_INST_RETIRED.ALL_BRANCHES_PS */
562 INTEL_UEVENT_CONSTRAINT(0x7ec4, 0x1), /* BR_INST_RETIRED.JCC_PS */
563 INTEL_UEVENT_CONSTRAINT(0xbfc4, 0x1), /* BR_INST_RETIRED.FAR_BRANCH_PS */
564 INTEL_UEVENT_CONSTRAINT(0xebc4, 0x1), /* BR_INST_RETIRED.NON_RETURN_IND_PS */
565 INTEL_UEVENT_CONSTRAINT(0xf7c4, 0x1), /* BR_INST_RETIRED.RETURN_PS */
566 INTEL_UEVENT_CONSTRAINT(0xf9c4, 0x1), /* BR_INST_RETIRED.CALL_PS */
567 INTEL_UEVENT_CONSTRAINT(0xfbc4, 0x1), /* BR_INST_RETIRED.IND_CALL_PS */
568 INTEL_UEVENT_CONSTRAINT(0xfdc4, 0x1), /* BR_INST_RETIRED.REL_CALL_PS */
569 INTEL_UEVENT_CONSTRAINT(0xfec4, 0x1), /* BR_INST_RETIRED.TAKEN_JCC_PS */
570 INTEL_UEVENT_CONSTRAINT(0x00c5, 0x1), /* BR_INST_MISP_RETIRED.ALL_BRANCHES_PS */
571 INTEL_UEVENT_CONSTRAINT(0x7ec5, 0x1), /* BR_INST_MISP_RETIRED.JCC_PS */
572 INTEL_UEVENT_CONSTRAINT(0xebc5, 0x1), /* BR_INST_MISP_RETIRED.NON_RETURN_IND_PS */
573 INTEL_UEVENT_CONSTRAINT(0xf7c5, 0x1), /* BR_INST_MISP_RETIRED.RETURN_PS */
574 INTEL_UEVENT_CONSTRAINT(0xfbc5, 0x1), /* BR_INST_MISP_RETIRED.IND_CALL_PS */
575 INTEL_UEVENT_CONSTRAINT(0xfec5, 0x1), /* BR_INST_MISP_RETIRED.TAKEN_JCC_PS */
576 EVENT_CONSTRAINT_END
577};
578
de0428a7 579struct event_constraint intel_nehalem_pebs_event_constraints[] = {
f20093ee 580 INTEL_PLD_CONSTRAINT(0x100b, 0xf), /* MEM_INST_RETIRED.* */
7d5d02da
LM		 581 INTEL_EVENT_CONSTRAINT(0x0f, 0xf), /* MEM_UNCORE_RETIRED.* */
582 INTEL_UEVENT_CONSTRAINT(0x010c, 0xf), /* MEM_STORE_RETIRED.DTLB_MISS */
583 INTEL_EVENT_CONSTRAINT(0xc0, 0xf), /* INST_RETIRED.ANY */
584 INTEL_EVENT_CONSTRAINT(0xc2, 0xf), /* UOPS_RETIRED.* */
585 INTEL_EVENT_CONSTRAINT(0xc4, 0xf), /* BR_INST_RETIRED.* */
586 INTEL_UEVENT_CONSTRAINT(0x02c5, 0xf), /* BR_MISP_RETIRED.NEAR_CALL */
587 INTEL_EVENT_CONSTRAINT(0xc7, 0xf), /* SSEX_UOPS_RETIRED.* */
588 INTEL_UEVENT_CONSTRAINT(0x20c8, 0xf), /* ITLB_MISS_RETIRED */
589 INTEL_EVENT_CONSTRAINT(0xcb, 0xf), /* MEM_LOAD_RETIRED.* */
590 INTEL_EVENT_CONSTRAINT(0xf7, 0xf), /* FP_ASSIST.* */
17e31629
SE		 591 EVENT_CONSTRAINT_END
592};
593
de0428a7 594struct event_constraint intel_westmere_pebs_event_constraints[] = {
f20093ee 595 INTEL_PLD_CONSTRAINT(0x100b, 0xf), /* MEM_INST_RETIRED.* */
7d5d02da
LM		 596 INTEL_EVENT_CONSTRAINT(0x0f, 0xf), /* MEM_UNCORE_RETIRED.* */
597 INTEL_UEVENT_CONSTRAINT(0x010c, 0xf), /* MEM_STORE_RETIRED.DTLB_MISS */
598 INTEL_EVENT_CONSTRAINT(0xc0, 0xf), /* INSTR_RETIRED.* */
599 INTEL_EVENT_CONSTRAINT(0xc2, 0xf), /* UOPS_RETIRED.* */
600 INTEL_EVENT_CONSTRAINT(0xc4, 0xf), /* BR_INST_RETIRED.* */
601 INTEL_EVENT_CONSTRAINT(0xc5, 0xf), /* BR_MISP_RETIRED.* */
602 INTEL_EVENT_CONSTRAINT(0xc7, 0xf), /* SSEX_UOPS_RETIRED.* */
603 INTEL_UEVENT_CONSTRAINT(0x20c8, 0xf), /* ITLB_MISS_RETIRED */
604 INTEL_EVENT_CONSTRAINT(0xcb, 0xf), /* MEM_LOAD_RETIRED.* */
605 INTEL_EVENT_CONSTRAINT(0xf7, 0xf), /* FP_ASSIST.* */
ca037701
PZ		 606 EVENT_CONSTRAINT_END
607};
608
de0428a7 609struct event_constraint intel_snb_pebs_event_constraints[] = {
7d5d02da
LM		 610 INTEL_UEVENT_CONSTRAINT(0x01c0, 0x2), /* INST_RETIRED.PRECDIST */
611 INTEL_UEVENT_CONSTRAINT(0x01c2, 0xf), /* UOPS_RETIRED.ALL */
612 INTEL_UEVENT_CONSTRAINT(0x02c2, 0xf), /* UOPS_RETIRED.RETIRE_SLOTS */
613 INTEL_EVENT_CONSTRAINT(0xc4, 0xf), /* BR_INST_RETIRED.* */
614 INTEL_EVENT_CONSTRAINT(0xc5, 0xf), /* BR_MISP_RETIRED.* */
f20093ee 615 INTEL_PLD_CONSTRAINT(0x01cd, 0x8), /* MEM_TRANS_RETIRED.LAT_ABOVE_THR */
9ad64c0f 616 INTEL_PST_CONSTRAINT(0x02cd, 0x8), /* MEM_TRANS_RETIRED.PRECISE_STORES */
212d95df 617 INTEL_EVENT_CONSTRAINT(0xd0, 0xf), /* MEM_UOP_RETIRED.* */
7d5d02da
LM		 618 INTEL_EVENT_CONSTRAINT(0xd1, 0xf), /* MEM_LOAD_UOPS_RETIRED.* */
619 INTEL_EVENT_CONSTRAINT(0xd2, 0xf), /* MEM_LOAD_UOPS_LLC_HIT_RETIRED.* */
9d8e3f96 620 INTEL_EVENT_CONSTRAINT(0xd3, 0xf), /* MEM_LOAD_UOPS_LLC_MISS_RETIRED.* */
7d5d02da 621 INTEL_UEVENT_CONSTRAINT(0x02d4, 0xf), /* MEM_LOAD_UOPS_MISC_RETIRED.LLC_MISS */
b06b3d49
LM		 622 EVENT_CONSTRAINT_END
623};
624
20a36e39
SE		 625struct event_constraint intel_ivb_pebs_event_constraints[] = {
626 INTEL_UEVENT_CONSTRAINT(0x01c0, 0x2), /* INST_RETIRED.PRECDIST */
627 INTEL_UEVENT_CONSTRAINT(0x01c2, 0xf), /* UOPS_RETIRED.ALL */
628 INTEL_UEVENT_CONSTRAINT(0x02c2, 0xf), /* UOPS_RETIRED.RETIRE_SLOTS */
629 INTEL_EVENT_CONSTRAINT(0xc4, 0xf), /* BR_INST_RETIRED.* */
630 INTEL_EVENT_CONSTRAINT(0xc5, 0xf), /* BR_MISP_RETIRED.* */
f20093ee 631 INTEL_PLD_CONSTRAINT(0x01cd, 0x8), /* MEM_TRANS_RETIRED.LAT_ABOVE_THR */
9ad64c0f 632 INTEL_PST_CONSTRAINT(0x02cd, 0x8), /* MEM_TRANS_RETIRED.PRECISE_STORES */
20a36e39
SE		 633 INTEL_EVENT_CONSTRAINT(0xd0, 0xf), /* MEM_UOP_RETIRED.* */
634 INTEL_EVENT_CONSTRAINT(0xd1, 0xf), /* MEM_LOAD_UOPS_RETIRED.* */
635 INTEL_EVENT_CONSTRAINT(0xd2, 0xf), /* MEM_LOAD_UOPS_LLC_HIT_RETIRED.* */
636 INTEL_EVENT_CONSTRAINT(0xd3, 0xf), /* MEM_LOAD_UOPS_LLC_MISS_RETIRED.* */
637 EVENT_CONSTRAINT_END
638};
639
3044318f
AK		 640struct event_constraint intel_hsw_pebs_event_constraints[] = {
641 INTEL_UEVENT_CONSTRAINT(0x01c0, 0x2), /* INST_RETIRED.PRECDIST */
f9134f36 642 INTEL_PST_HSW_CONSTRAINT(0x01c2, 0xf), /* UOPS_RETIRED.ALL */
3044318f
AK		 643 INTEL_UEVENT_CONSTRAINT(0x02c2, 0xf), /* UOPS_RETIRED.RETIRE_SLOTS */
644 INTEL_EVENT_CONSTRAINT(0xc4, 0xf), /* BR_INST_RETIRED.* */
645 INTEL_UEVENT_CONSTRAINT(0x01c5, 0xf), /* BR_MISP_RETIRED.CONDITIONAL */
646 INTEL_UEVENT_CONSTRAINT(0x04c5, 0xf), /* BR_MISP_RETIRED.ALL_BRANCHES */
647 INTEL_UEVENT_CONSTRAINT(0x20c5, 0xf), /* BR_MISP_RETIRED.NEAR_TAKEN */
f9134f36 648 INTEL_PLD_CONSTRAINT(0x01cd, 0x8), /* MEM_TRANS_RETIRED.* */
3044318f
AK		 649 /* MEM_UOPS_RETIRED.STLB_MISS_LOADS */
650 INTEL_UEVENT_CONSTRAINT(0x11d0, 0xf),
651 /* MEM_UOPS_RETIRED.STLB_MISS_STORES */
652 INTEL_UEVENT_CONSTRAINT(0x12d0, 0xf),
653 INTEL_UEVENT_CONSTRAINT(0x21d0, 0xf), /* MEM_UOPS_RETIRED.LOCK_LOADS */
654 INTEL_UEVENT_CONSTRAINT(0x41d0, 0xf), /* MEM_UOPS_RETIRED.SPLIT_LOADS */
655 /* MEM_UOPS_RETIRED.SPLIT_STORES */
656 INTEL_UEVENT_CONSTRAINT(0x42d0, 0xf),
657 INTEL_UEVENT_CONSTRAINT(0x81d0, 0xf), /* MEM_UOPS_RETIRED.ALL_LOADS */
f9134f36 658 INTEL_PST_HSW_CONSTRAINT(0x82d0, 0xf), /* MEM_UOPS_RETIRED.ALL_STORES */
3044318f
AK		 659 INTEL_UEVENT_CONSTRAINT(0x01d1, 0xf), /* MEM_LOAD_UOPS_RETIRED.L1_HIT */
660 INTEL_UEVENT_CONSTRAINT(0x02d1, 0xf), /* MEM_LOAD_UOPS_RETIRED.L2_HIT */
661 INTEL_UEVENT_CONSTRAINT(0x04d1, 0xf), /* MEM_LOAD_UOPS_RETIRED.L3_HIT */
662 /* MEM_LOAD_UOPS_RETIRED.HIT_LFB */
663 INTEL_UEVENT_CONSTRAINT(0x40d1, 0xf),
664 /* MEM_LOAD_UOPS_LLC_HIT_RETIRED.XSNP_MISS */
665 INTEL_UEVENT_CONSTRAINT(0x01d2, 0xf),
666 /* MEM_LOAD_UOPS_LLC_HIT_RETIRED.XSNP_HIT */
667 INTEL_UEVENT_CONSTRAINT(0x02d2, 0xf),
668 /* MEM_LOAD_UOPS_LLC_MISS_RETIRED.LOCAL_DRAM */
669 INTEL_UEVENT_CONSTRAINT(0x01d3, 0xf),
670 INTEL_UEVENT_CONSTRAINT(0x04c8, 0xf), /* HLE_RETIRED.Abort */
671 INTEL_UEVENT_CONSTRAINT(0x04c9, 0xf), /* RTM_RETIRED.Abort */
672
673 EVENT_CONSTRAINT_END
674};
675
de0428a7 676struct event_constraint *intel_pebs_constraints(struct perf_event *event)
ca037701
PZ		 677{
678 struct event_constraint *c;
679
ab608344 680 if (!event->attr.precise_ip)
ca037701
PZ		 681 return NULL;
682
683 if (x86_pmu.pebs_constraints) {
684 for_each_event_constraint(c, x86_pmu.pebs_constraints) {
9fac2cf3
SE		 685 if ((event->hw.config & c->cmask) == c->code) {
686 event->hw.flags |= c->flags;
ca037701 687 return c;
9fac2cf3 688 }
ca037701
PZ		 689 }
690 }
691
692 return &emptyconstraint;
693}
694
de0428a7 695void intel_pmu_pebs_enable(struct perf_event *event)
ca037701
PZ		 696{
697 struct cpu_hw_events *cpuc = &__get_cpu_var(cpu_hw_events);
ef21f683 698 struct hw_perf_event *hwc = &event->hw;
ca037701
PZ		 699
700 hwc->config &= ~ARCH_PERFMON_EVENTSEL_INT;
701
ad0e6cfe 702 cpuc->pebs_enabled |= 1ULL << hwc->idx;
f20093ee
SE		 703
704 if (event->hw.flags & PERF_X86_EVENT_PEBS_LDLAT)
705 cpuc->pebs_enabled |= 1ULL << (hwc->idx + 32);
9ad64c0f
SE		 706 else if (event->hw.flags & PERF_X86_EVENT_PEBS_ST)
707 cpuc->pebs_enabled |= 1ULL << 63;
ca037701
PZ		 708}
709
de0428a7 710void intel_pmu_pebs_disable(struct perf_event *event)
ca037701
PZ		 711{
712 struct cpu_hw_events *cpuc = &__get_cpu_var(cpu_hw_events);
ef21f683 713 struct hw_perf_event *hwc = &event->hw;
ca037701 714
ad0e6cfe 715 cpuc->pebs_enabled &= ~(1ULL << hwc->idx);
983433b5
SE		 716
717 if (event->hw.constraint->flags & PERF_X86_EVENT_PEBS_LDLAT)
718 cpuc->pebs_enabled &= ~(1ULL << (hwc->idx + 32));
719 else if (event->hw.constraint->flags & PERF_X86_EVENT_PEBS_ST)
720 cpuc->pebs_enabled &= ~(1ULL << 63);
721
4807e3d5 722 if (cpuc->enabled)
ad0e6cfe 723 wrmsrl(MSR_IA32_PEBS_ENABLE, cpuc->pebs_enabled);
ca037701
PZ		 724
725 hwc->config |= ARCH_PERFMON_EVENTSEL_INT;
726}
727
de0428a7 728void intel_pmu_pebs_enable_all(void)
ca037701
PZ		 729{
730 struct cpu_hw_events *cpuc = &__get_cpu_var(cpu_hw_events);
731
732 if (cpuc->pebs_enabled)
733 wrmsrl(MSR_IA32_PEBS_ENABLE, cpuc->pebs_enabled);
734}
735
de0428a7 736void intel_pmu_pebs_disable_all(void)
ca037701
PZ		 737{
738 struct cpu_hw_events *cpuc = &__get_cpu_var(cpu_hw_events);
739
740 if (cpuc->pebs_enabled)
741 wrmsrl(MSR_IA32_PEBS_ENABLE, 0);
742}
743
ef21f683
PZ		 744static int intel_pmu_pebs_fixup_ip(struct pt_regs *regs)
745{
746 struct cpu_hw_events *cpuc = &__get_cpu_var(cpu_hw_events);
747 unsigned long from = cpuc->lbr_entries[0].from;
748 unsigned long old_to, to = cpuc->lbr_entries[0].to;
749 unsigned long ip = regs->ip;
57d1c0c0 750 int is_64bit = 0;
9536c8d2 751 void *kaddr;
ef21f683 752
8db909a7
PZ		 753 /*
754 * We don't need to fixup if the PEBS assist is fault like
755 */
756 if (!x86_pmu.intel_cap.pebs_trap)
757 return 1;
758
a562b187
PZ		 759 /*
760 * No LBR entry, no basic block, no rewinding
761 */
ef21f683
PZ		 762 if (!cpuc->lbr_stack.nr || !from || !to)
763 return 0;
764
a562b187
PZ		 765 /*
766 * Basic blocks should never cross user/kernel boundaries
767 */
768 if (kernel_ip(ip) != kernel_ip(to))
769 return 0;
770
771 /*
772 * unsigned math, either ip is before the start (impossible) or
773 * the basic block is larger than 1 page (sanity)
774 */
9536c8d2 775 if ((ip - to) > PEBS_FIXUP_SIZE)
ef21f683
PZ		 776 return 0;
777
778 /*
779 * We sampled a branch insn, rewind using the LBR stack
780 */
781 if (ip == to) {
d07bdfd3 782 set_linear_ip(regs, from);
ef21f683
PZ		 783 return 1;
784 }
785
9536c8d2
PZ		 786 if (!kernel_ip(ip)) {
787 int size, bytes;
788 u8 *buf = this_cpu_read(insn_buffer);
789
790 size = ip - to; /* Must fit our buffer, see above */
791 bytes = copy_from_user_nmi(buf, (void __user *)to, size);
0a196848 792 if (bytes != 0)
9536c8d2
PZ		 793 return 0;
794
795 kaddr = buf;
796 } else {
797 kaddr = (void *)to;
798 }
799
ef21f683
PZ		 800 do {
801 struct insn insn;
ef21f683
PZ		 802
803 old_to = to;
ef21f683 804
57d1c0c0
PZ		 805#ifdef CONFIG_X86_64
806 is_64bit = kernel_ip(to) || !test_thread_flag(TIF_IA32);
807#endif
808 insn_init(&insn, kaddr, is_64bit);
ef21f683 809 insn_get_length(&insn);
9536c8d2 810
ef21f683 811 to += insn.length;
9536c8d2 812 kaddr += insn.length;
ef21f683
PZ		 813 } while (to < ip);
814
815 if (to == ip) {
d07bdfd3 816 set_linear_ip(regs, old_to);
ef21f683
PZ		 817 return 1;
818 }
819
a562b187
PZ		 820 /*
821 * Even though we decoded the basic block, the instruction stream
822 * never matched the given IP, either the TO or the IP got corrupted.
823 */
ef21f683
PZ		 824 return 0;
825}
826
748e86aa
AK		 827static inline u64 intel_hsw_weight(struct pebs_record_hsw *pebs)
828{
829 if (pebs->tsx_tuning) {
830 union hsw_tsx_tuning tsx = { .value = pebs->tsx_tuning };
831 return tsx.cycles_last_block;
832 }
833 return 0;
834}
835
a405bad5
AK		 836static inline u64 intel_hsw_transaction(struct pebs_record_hsw *pebs)
837{
838 u64 txn = (pebs->tsx_tuning & PEBS_HSW_TSX_FLAGS) >> 32;
839
840 /* For RTM XABORTs also log the abort code from AX */
841 if ((txn & PERF_TXN_TRANSACTION) && (pebs->ax & 1))
842 txn |= ((pebs->ax >> 24) & 0xff) << PERF_TXN_ABORT_SHIFT;
843 return txn;
844}
845
2b0b5c6f
PZ		 846static void __intel_pmu_pebs_event(struct perf_event *event,
847 struct pt_regs *iregs, void *__pebs)
848{
849 /*
d2beea4a
PZ		 850 * We cast to the biggest pebs_record but are careful not to
851 * unconditionally access the 'extra' entries.
2b0b5c6f 852 */
60ce0fbd 853 struct cpu_hw_events *cpuc = &__get_cpu_var(cpu_hw_events);
748e86aa 854 struct pebs_record_hsw *pebs = __pebs;
2b0b5c6f
PZ		 855 struct perf_sample_data data;
856 struct pt_regs regs;
f20093ee 857 u64 sample_type;
9ad64c0f 858 int fll, fst;
2b0b5c6f
PZ		 859
860 if (!intel_pmu_save_and_restart(event))
861 return;
862
f20093ee 863 fll = event->hw.flags & PERF_X86_EVENT_PEBS_LDLAT;
f9134f36
AK		 864 fst = event->hw.flags & (PERF_X86_EVENT_PEBS_ST |
865 PERF_X86_EVENT_PEBS_ST_HSW);
f20093ee 866
fd0d000b 867 perf_sample_data_init(&data, 0, event->hw.last_period);
2b0b5c6f 868
f20093ee
SE		 869 data.period = event->hw.last_period;
870 sample_type = event->attr.sample_type;
871
872 /*
873 * if PEBS-LL or PreciseStore
874 */
9ad64c0f 875 if (fll || fst) {
f20093ee
SE		 876 /*
877 * Use latency for weight (only avail with PEBS-LL)
878 */
879 if (fll && (sample_type & PERF_SAMPLE_WEIGHT))
880 data.weight = pebs->lat;
881
882 /*
883 * data.data_src encodes the data source
884 */
885 if (sample_type & PERF_SAMPLE_DATA_SRC) {
886 if (fll)
887 data.data_src.val = load_latency_data(pebs->dse);
f9134f36
AK		 888 else if (event->hw.flags & PERF_X86_EVENT_PEBS_ST_HSW)
889 data.data_src.val =
890 precise_store_data_hsw(pebs->dse);
9ad64c0f
SE		 891 else
892 data.data_src.val = precise_store_data(pebs->dse);
f20093ee
SE		 893 }
894 }
895
2b0b5c6f
PZ		 896 /*
897 * We use the interrupt regs as a base because the PEBS record
898 * does not contain a full regs set, specifically it seems to
899 * lack segment descriptors, which get used by things like
900 * user_mode().
901 *
902 * In the simple case fix up only the IP and BP,SP regs, for
903 * PERF_SAMPLE_IP and PERF_SAMPLE_CALLCHAIN to function properly.
904 * A possible PERF_SAMPLE_REGS will have to transfer all regs.
905 */
906 regs = *iregs;
d07bdfd3
PZ		 907 regs.flags = pebs->flags;
908 set_linear_ip(&regs, pebs->ip);
2b0b5c6f
PZ		 909 regs.bp = pebs->bp;
910 regs.sp = pebs->sp;
911
130768b8 912 if (event->attr.precise_ip > 1 && x86_pmu.intel_cap.pebs_format >= 2) {
748e86aa 913 regs.ip = pebs->real_ip;
130768b8
AK		 914 regs.flags |= PERF_EFLAGS_EXACT;
915 } else if (event->attr.precise_ip > 1 && intel_pmu_pebs_fixup_ip(&regs))
2b0b5c6f
PZ		 916 regs.flags |= PERF_EFLAGS_EXACT;
917 else
918 regs.flags &= ~PERF_EFLAGS_EXACT;
919
f9134f36 920 if ((event->attr.sample_type & PERF_SAMPLE_ADDR) &&
d2beea4a 921 x86_pmu.intel_cap.pebs_format >= 1)
f9134f36
AK		 922 data.addr = pebs->dla;
923
a405bad5
AK		 924 if (x86_pmu.intel_cap.pebs_format >= 2) {
925 /* Only set the TSX weight when no memory weight. */
926 if ((event->attr.sample_type & PERF_SAMPLE_WEIGHT) && !fll)
927 data.weight = intel_hsw_weight(pebs);
928
929 if (event->attr.sample_type & PERF_SAMPLE_TRANSACTION)
930 data.txn = intel_hsw_transaction(pebs);
931 }
748e86aa 932
60ce0fbd
SE		 933 if (has_branch_stack(event))
934 data.br_stack = &cpuc->lbr_stack;
935
a8b0ca17 936 if (perf_event_overflow(event, &data, &regs))
a4eaf7f1 937 x86_pmu_stop(event, 0);
2b0b5c6f
PZ		 938}
939
ca037701
PZ		 940static void intel_pmu_drain_pebs_core(struct pt_regs *iregs)
941{
942 struct cpu_hw_events *cpuc = &__get_cpu_var(cpu_hw_events);
943 struct debug_store *ds = cpuc->ds;
944 struct perf_event *event = cpuc->events[0]; /* PMC0 only */
945 struct pebs_record_core *at, *top;
ca037701
PZ		 946 int n;
947
6809b6ea 948 if (!x86_pmu.pebs_active)
ca037701
PZ		 949 return;
950
ca037701
PZ		 951 at = (struct pebs_record_core *)(unsigned long)ds->pebs_buffer_base;
952 top = (struct pebs_record_core *)(unsigned long)ds->pebs_index;
953
d80c7502
PZ		 954 /*
955 * Whatever else happens, drain the thing
956 */
957 ds->pebs_index = ds->pebs_buffer_base;
958
959 if (!test_bit(0, cpuc->active_mask))
8f4aebd2 960 return;
ca037701 961
d80c7502
PZ		 962 WARN_ON_ONCE(!event);
963
ab608344 964 if (!event->attr.precise_ip)
d80c7502
PZ		 965 return;
966
967 n = top - at;
968 if (n <= 0)
969 return;
ca037701 970
d80c7502
PZ		 971 /*
972 * Should not happen, we program the threshold at 1 and do not
973 * set a reset value.
974 */
70ab7003 975 WARN_ONCE(n > 1, "bad leftover pebs %d\n", n);
d80c7502
PZ		 976 at += n - 1;
977
2b0b5c6f 978 __intel_pmu_pebs_event(event, iregs, at);
ca037701
PZ		 979}
980
d2beea4a 981static void intel_pmu_drain_pebs_nhm(struct pt_regs *iregs)
ca037701
PZ		 982{
983 struct cpu_hw_events *cpuc = &__get_cpu_var(cpu_hw_events);
984 struct debug_store *ds = cpuc->ds;
ca037701 985 struct perf_event *event = NULL;
d2beea4a 986 void *at, *top;
12ab854d 987 u64 status = 0;
eb8417aa 988 int bit;
d2beea4a
PZ		 989
990 if (!x86_pmu.pebs_active)
991 return;
992
993 at = (struct pebs_record_nhm *)(unsigned long)ds->pebs_buffer_base;
994 top = (struct pebs_record_nhm *)(unsigned long)ds->pebs_index;
ca037701 995
ca037701
PZ		 996 ds->pebs_index = ds->pebs_buffer_base;
997
eb8417aa 998 if (unlikely(at > top))
d2beea4a
PZ		 999 return;
1000
1001 /*
1002 * Should not happen, we program the threshold at 1 and do not
1003 * set a reset value.
1004 */
eb8417aa
PZ		 1005 WARN_ONCE(top - at > x86_pmu.max_pebs_events * x86_pmu.pebs_record_size,
1006 "Unexpected number of pebs records %ld\n",
92519bbc 1007 (long)(top - at) / x86_pmu.pebs_record_size);
d2beea4a 1008
130768b8
AK		 1009 for (; at < top; at += x86_pmu.pebs_record_size) {
1010 struct pebs_record_nhm *p = at;
ca037701 1011
130768b8
AK		 1012 for_each_set_bit(bit, (unsigned long *)&p->status,
1013 x86_pmu.max_pebs_events) {
12ab854d
PZ		 1014 event = cpuc->events[bit];
1015 if (!test_bit(bit, cpuc->active_mask))
ca037701
PZ		 1016 continue;
1017
12ab854d
PZ		 1018 WARN_ON_ONCE(!event);
1019
ab608344 1020 if (!event->attr.precise_ip)
12ab854d
PZ		 1021 continue;
1022
1023 if (__test_and_set_bit(bit, (unsigned long *)&status))
1024 continue;
1025
1026 break;
ca037701
PZ		 1027 }
1028
70ab7003 1029 if (!event || bit >= x86_pmu.max_pebs_events)
ca037701
PZ		 1030 continue;
1031
2b0b5c6f 1032 __intel_pmu_pebs_event(event, iregs, at);
ca037701 1033 }
ca037701
PZ		 1034}
1035
1036/*
1037 * BTS, PEBS probe and setup
1038 */
1039
de0428a7 1040void intel_ds_init(void)
ca037701
PZ		 1041{
1042 /*
1043 * No support for 32bit formats
1044 */
1045 if (!boot_cpu_has(X86_FEATURE_DTES64))
1046 return;
1047
1048 x86_pmu.bts = boot_cpu_has(X86_FEATURE_BTS);
1049 x86_pmu.pebs = boot_cpu_has(X86_FEATURE_PEBS);
1050 if (x86_pmu.pebs) {
8db909a7
PZ		 1051 char pebs_type = x86_pmu.intel_cap.pebs_trap ? '+' : '-';
1052 int format = x86_pmu.intel_cap.pebs_format;
ca037701
PZ		 1053
1054 switch (format) {
1055 case 0:
8db909a7 1056 printk(KERN_CONT "PEBS fmt0%c, ", pebs_type);
ca037701
PZ		 1057 x86_pmu.pebs_record_size = sizeof(struct pebs_record_core);
1058 x86_pmu.drain_pebs = intel_pmu_drain_pebs_core;
ca037701
PZ		 1059 break;
1060
1061 case 1:
8db909a7 1062 printk(KERN_CONT "PEBS fmt1%c, ", pebs_type);
ca037701
PZ		 1063 x86_pmu.pebs_record_size = sizeof(struct pebs_record_nhm);
1064 x86_pmu.drain_pebs = intel_pmu_drain_pebs_nhm;
ca037701
PZ		 1065 break;
1066
130768b8
AK		 1067 case 2:
1068 pr_cont("PEBS fmt2%c, ", pebs_type);
1069 x86_pmu.pebs_record_size = sizeof(struct pebs_record_hsw);
d2beea4a 1070 x86_pmu.drain_pebs = intel_pmu_drain_pebs_nhm;
130768b8
AK		 1071 break;
1072
ca037701 1073 default:
8db909a7 1074 printk(KERN_CONT "no PEBS fmt%d%c, ", format, pebs_type);
ca037701 1075 x86_pmu.pebs = 0;
ca037701
PZ		 1076 }
1077 }
1078}
1d9d8639
SE		 1079
1080void perf_restore_debug_store(void)
1081{
2a6e06b2
LT		 1082 struct debug_store *ds = __this_cpu_read(cpu_hw_events.ds);
1083
1d9d8639
SE		 1084 if (!x86_pmu.bts && !x86_pmu.pebs)
1085 return;
1086
2a6e06b2 1087 wrmsrl(MSR_IA32_DS_AREA, (unsigned long)ds);
1d9d8639 1088}
Linux 6.x block layer and io_uring tree(s)