Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* |
2 | * boot.c - Architecture-Specific Low-Level ACPI Boot Support | |
3 | * | |
4 | * Copyright (C) 2001, 2002 Paul Diefenbaugh <paul.s.diefenbaugh@intel.com> | |
5 | * Copyright (C) 2001 Jun Nakajima <jun.nakajima@intel.com> | |
6 | * | |
7 | * ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ | |
8 | * | |
9 | * This program is free software; you can redistribute it and/or modify | |
10 | * it under the terms of the GNU General Public License as published by | |
11 | * the Free Software Foundation; either version 2 of the License, or | |
12 | * (at your option) any later version. | |
13 | * | |
14 | * This program is distributed in the hope that it will be useful, | |
15 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
16 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
17 | * GNU General Public License for more details. | |
18 | * | |
19 | * You should have received a copy of the GNU General Public License | |
20 | * along with this program; if not, write to the Free Software | |
21 | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA | |
22 | * | |
23 | * ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ | |
24 | */ | |
25 | ||
26 | #include <linux/init.h> | |
1da177e4 | 27 | #include <linux/acpi.h> |
d66bea57 | 28 | #include <linux/acpi_pmtmr.h> |
1da177e4 | 29 | #include <linux/efi.h> |
73fea175 | 30 | #include <linux/cpumask.h> |
1da177e4 | 31 | #include <linux/module.h> |
aea00143 | 32 | #include <linux/dmi.h> |
b33fa1f3 | 33 | #include <linux/irq.h> |
5a0e3ad6 | 34 | #include <linux/slab.h> |
f0f4c343 | 35 | #include <linux/bootmem.h> |
36 | #include <linux/ioport.h> | |
a31f8205 | 37 | #include <linux/pci.h> |
1da177e4 | 38 | |
b72d0db9 | 39 | #include <asm/pci_x86.h> |
1da177e4 LT |
40 | #include <asm/pgtable.h> |
41 | #include <asm/io_apic.h> | |
42 | #include <asm/apic.h> | |
43 | #include <asm/io.h> | |
1da177e4 | 44 | #include <asm/mpspec.h> |
dfac2189 | 45 | #include <asm/smp.h> |
1da177e4 | 46 | |
e8924acb | 47 | static int __initdata acpi_force = 0; |
237889bf | 48 | u32 acpi_rsdt_forced; |
c636f753 | 49 | int acpi_disabled; |
df3bb57d AK |
50 | EXPORT_SYMBOL(acpi_disabled); |
51 | ||
1da177e4 | 52 | #ifdef CONFIG_X86_64 |
1dcdd3d1 | 53 | # include <asm/proto.h> |
0271f910 | 54 | # include <asm/numa_64.h> |
4be44fcd | 55 | #endif /* X86 */ |
1da177e4 LT |
56 | |
57 | #define BAD_MADT_ENTRY(entry, end) ( \ | |
58 | (!entry) || (unsigned long)entry + sizeof(*entry) > end || \ | |
5f3b1a8b | 59 | ((struct acpi_subtable_header *)entry)->length < sizeof(*entry)) |
1da177e4 LT |
60 | |
61 | #define PREFIX "ACPI: " | |
62 | ||
90d53909 | 63 | int acpi_noirq; /* skip ACPI IRQ initialization */ |
6e4be1ff YL |
64 | int acpi_pci_disabled; /* skip ACPI PCI scan and IRQ initialization */ |
65 | EXPORT_SYMBOL(acpi_pci_disabled); | |
1da177e4 LT |
66 | |
67 | int acpi_lapic; | |
68 | int acpi_ioapic; | |
69 | int acpi_strict; | |
1da177e4 | 70 | |
5f3b1a8b | 71 | u8 acpi_sci_flags __initdata; |
1da177e4 LT |
72 | int acpi_sci_override_gsi __initdata; |
73 | int acpi_skip_timer_override __initdata; | |
fa18f477 | 74 | int acpi_use_timer_override __initdata; |
1da177e4 LT |
75 | |
76 | #ifdef CONFIG_X86_LOCAL_APIC | |
77 | static u64 acpi_lapic_addr __initdata = APIC_DEFAULT_PHYS_BASE; | |
78 | #endif | |
79 | ||
80 | #ifndef __HAVE_ARCH_CMPXCHG | |
81 | #warning ACPI uses CMPXCHG, i486 and later hardware | |
82 | #endif | |
83 | ||
1da177e4 LT |
84 | /* -------------------------------------------------------------------------- |
85 | Boot-time Configuration | |
86 | -------------------------------------------------------------------------- */ | |
87 | ||
88 | /* | |
89 | * The default interrupt routing model is PIC (8259). This gets | |
27b46d76 | 90 | * overridden if IOAPICs are enumerated (below). |
1da177e4 | 91 | */ |
4be44fcd | 92 | enum acpi_irq_model_id acpi_irq_model = ACPI_IRQ_MODEL_PIC; |
1da177e4 | 93 | |
1da177e4 | 94 | |
988856ee EB |
95 | /* |
96 | * ISA irqs by default are the first 16 gsis but can be | |
97 | * any gsi as specified by an interrupt source override. | |
98 | */ | |
99 | static u32 isa_irq_to_gsi[NR_IRQS_LEGACY] __read_mostly = { | |
100 | 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 | |
101 | }; | |
102 | ||
103 | static unsigned int gsi_to_irq(unsigned int gsi) | |
104 | { | |
105 | unsigned int irq = gsi + NR_IRQS_LEGACY; | |
106 | unsigned int i; | |
107 | ||
108 | for (i = 0; i < NR_IRQS_LEGACY; i++) { | |
109 | if (isa_irq_to_gsi[i] == gsi) { | |
110 | return i; | |
111 | } | |
112 | } | |
113 | ||
114 | /* Provide an identity mapping of gsi == irq | |
115 | * except on truly weird platforms that have | |
116 | * non isa irqs in the first 16 gsis. | |
117 | */ | |
118 | if (gsi >= NR_IRQS_LEGACY) | |
119 | irq = gsi; | |
120 | else | |
a4384df3 | 121 | irq = gsi_top + gsi; |
988856ee EB |
122 | |
123 | return irq; | |
124 | } | |
125 | ||
126 | static u32 irq_to_gsi(int irq) | |
127 | { | |
128 | unsigned int gsi; | |
129 | ||
130 | if (irq < NR_IRQS_LEGACY) | |
131 | gsi = isa_irq_to_gsi[irq]; | |
a4384df3 | 132 | else if (irq < gsi_top) |
988856ee | 133 | gsi = irq; |
a4384df3 EB |
134 | else if (irq < (gsi_top + NR_IRQS_LEGACY)) |
135 | gsi = irq - gsi_top; | |
988856ee EB |
136 | else |
137 | gsi = 0xffffffff; | |
138 | ||
139 | return gsi; | |
140 | } | |
141 | ||
1da177e4 LT |
142 | /* |
143 | * Temporarily use the virtual area starting from FIX_IO_APIC_BASE_END, | |
144 | * to map the target physical address. The problem is that set_fixmap() | |
145 | * provides a single page, and it is possible that the page is not | |
146 | * sufficient. | |
147 | * By using this area, we can map up to MAX_IO_APICS pages temporarily, | |
148 | * i.e. until the next __va_range() call. | |
149 | * | |
150 | * Important Safety Note: The fixed I/O APIC page numbers are *subtracted* | |
151 | * from the fixed base. That's why we start at FIX_IO_APIC_BASE_END and | |
152 | * count idx down while incrementing the phys address. | |
153 | */ | |
2fdf0741 | 154 | char *__init __acpi_map_table(unsigned long phys, unsigned long size) |
1da177e4 | 155 | { |
1da177e4 | 156 | |
f34fa82b YL |
157 | if (!phys || !size) |
158 | return NULL; | |
159 | ||
7d97277b YL |
160 | return early_ioremap(phys, size); |
161 | } | |
162 | void __init __acpi_unmap_table(char *map, unsigned long size) | |
163 | { | |
164 | if (!map || !size) | |
165 | return; | |
1da177e4 | 166 | |
7d97277b | 167 | early_iounmap(map, size); |
1da177e4 | 168 | } |
1da177e4 | 169 | |
1da177e4 | 170 | #ifdef CONFIG_X86_LOCAL_APIC |
15a58ed1 | 171 | static int __init acpi_parse_madt(struct acpi_table_header *table) |
1da177e4 | 172 | { |
4be44fcd | 173 | struct acpi_table_madt *madt = NULL; |
1da177e4 | 174 | |
15a58ed1 | 175 | if (!cpu_has_apic) |
1da177e4 LT |
176 | return -EINVAL; |
177 | ||
15a58ed1 | 178 | madt = (struct acpi_table_madt *)table; |
1da177e4 LT |
179 | if (!madt) { |
180 | printk(KERN_WARNING PREFIX "Unable to map MADT\n"); | |
181 | return -ENODEV; | |
182 | } | |
183 | ||
ad363f80 AS |
184 | if (madt->address) { |
185 | acpi_lapic_addr = (u64) madt->address; | |
1da177e4 LT |
186 | |
187 | printk(KERN_DEBUG PREFIX "Local APIC address 0x%08x\n", | |
ad363f80 | 188 | madt->address); |
1da177e4 LT |
189 | } |
190 | ||
306db03b IM |
191 | default_acpi_madt_oem_check(madt->header.oem_id, |
192 | madt->header.oem_table_id); | |
4be44fcd | 193 | |
1da177e4 LT |
194 | return 0; |
195 | } | |
196 | ||
dfac2189 AS |
197 | static void __cpuinit acpi_register_lapic(int id, u8 enabled) |
198 | { | |
fb3bbd6a YL |
199 | unsigned int ver = 0; |
200 | ||
dfac2189 AS |
201 | if (!enabled) { |
202 | ++disabled_cpus; | |
203 | return; | |
204 | } | |
205 | ||
fb3bbd6a YL |
206 | if (boot_cpu_physical_apicid != -1U) |
207 | ver = apic_version[boot_cpu_physical_apicid]; | |
fb3bbd6a YL |
208 | |
209 | generic_processor_info(id, ver); | |
dfac2189 AS |
210 | } |
211 | ||
7237d3de SS |
212 | static int __init |
213 | acpi_parse_x2apic(struct acpi_subtable_header *header, const unsigned long end) | |
214 | { | |
215 | struct acpi_madt_local_x2apic *processor = NULL; | |
216 | ||
217 | processor = (struct acpi_madt_local_x2apic *)header; | |
218 | ||
219 | if (BAD_MADT_ENTRY(processor, end)) | |
220 | return -EINVAL; | |
221 | ||
222 | acpi_table_print_madt_entry(header); | |
223 | ||
224 | #ifdef CONFIG_X86_X2APIC | |
225 | /* | |
226 | * We need to register disabled CPU as well to permit | |
227 | * counting disabled CPUs. This allows us to size | |
228 | * cpus_possible_map more accurately, to permit | |
229 | * to not preallocating memory for all NR_CPUS | |
230 | * when we use CPU hotplug. | |
231 | */ | |
232 | acpi_register_lapic(processor->local_apic_id, /* APIC ID */ | |
233 | processor->lapic_flags & ACPI_MADT_ENABLED); | |
234 | #else | |
235 | printk(KERN_WARNING PREFIX "x2apic entry ignored\n"); | |
236 | #endif | |
237 | ||
238 | return 0; | |
239 | } | |
240 | ||
1da177e4 | 241 | static int __init |
5f3b1a8b | 242 | acpi_parse_lapic(struct acpi_subtable_header * header, const unsigned long end) |
1da177e4 | 243 | { |
5f3b1a8b | 244 | struct acpi_madt_local_apic *processor = NULL; |
1da177e4 | 245 | |
5f3b1a8b | 246 | processor = (struct acpi_madt_local_apic *)header; |
1da177e4 LT |
247 | |
248 | if (BAD_MADT_ENTRY(processor, end)) | |
249 | return -EINVAL; | |
250 | ||
251 | acpi_table_print_madt_entry(header); | |
252 | ||
7f66ae48 AR |
253 | /* |
254 | * We need to register disabled CPU as well to permit | |
255 | * counting disabled CPUs. This allows us to size | |
256 | * cpus_possible_map more accurately, to permit | |
257 | * to not preallocating memory for all NR_CPUS | |
258 | * when we use CPU hotplug. | |
259 | */ | |
dfac2189 AS |
260 | acpi_register_lapic(processor->id, /* APIC ID */ |
261 | processor->lapic_flags & ACPI_MADT_ENABLED); | |
1da177e4 LT |
262 | |
263 | return 0; | |
264 | } | |
265 | ||
ac049c1d JS |
266 | static int __init |
267 | acpi_parse_sapic(struct acpi_subtable_header *header, const unsigned long end) | |
268 | { | |
269 | struct acpi_madt_local_sapic *processor = NULL; | |
270 | ||
271 | processor = (struct acpi_madt_local_sapic *)header; | |
272 | ||
273 | if (BAD_MADT_ENTRY(processor, end)) | |
274 | return -EINVAL; | |
275 | ||
276 | acpi_table_print_madt_entry(header); | |
277 | ||
dfac2189 AS |
278 | acpi_register_lapic((processor->id << 8) | processor->eid,/* APIC ID */ |
279 | processor->lapic_flags & ACPI_MADT_ENABLED); | |
ac049c1d JS |
280 | |
281 | return 0; | |
282 | } | |
283 | ||
1da177e4 | 284 | static int __init |
5f3b1a8b | 285 | acpi_parse_lapic_addr_ovr(struct acpi_subtable_header * header, |
4be44fcd | 286 | const unsigned long end) |
1da177e4 | 287 | { |
5f3b1a8b | 288 | struct acpi_madt_local_apic_override *lapic_addr_ovr = NULL; |
1da177e4 | 289 | |
5f3b1a8b | 290 | lapic_addr_ovr = (struct acpi_madt_local_apic_override *)header; |
1da177e4 LT |
291 | |
292 | if (BAD_MADT_ENTRY(lapic_addr_ovr, end)) | |
293 | return -EINVAL; | |
294 | ||
295 | acpi_lapic_addr = lapic_addr_ovr->address; | |
296 | ||
297 | return 0; | |
298 | } | |
299 | ||
7237d3de SS |
300 | static int __init |
301 | acpi_parse_x2apic_nmi(struct acpi_subtable_header *header, | |
302 | const unsigned long end) | |
303 | { | |
304 | struct acpi_madt_local_x2apic_nmi *x2apic_nmi = NULL; | |
305 | ||
306 | x2apic_nmi = (struct acpi_madt_local_x2apic_nmi *)header; | |
307 | ||
308 | if (BAD_MADT_ENTRY(x2apic_nmi, end)) | |
309 | return -EINVAL; | |
310 | ||
311 | acpi_table_print_madt_entry(header); | |
312 | ||
313 | if (x2apic_nmi->lint != 1) | |
314 | printk(KERN_WARNING PREFIX "NMI not connected to LINT 1!\n"); | |
315 | ||
316 | return 0; | |
317 | } | |
318 | ||
1da177e4 | 319 | static int __init |
5f3b1a8b | 320 | acpi_parse_lapic_nmi(struct acpi_subtable_header * header, const unsigned long end) |
1da177e4 | 321 | { |
5f3b1a8b | 322 | struct acpi_madt_local_apic_nmi *lapic_nmi = NULL; |
1da177e4 | 323 | |
5f3b1a8b | 324 | lapic_nmi = (struct acpi_madt_local_apic_nmi *)header; |
1da177e4 LT |
325 | |
326 | if (BAD_MADT_ENTRY(lapic_nmi, end)) | |
327 | return -EINVAL; | |
328 | ||
329 | acpi_table_print_madt_entry(header); | |
330 | ||
331 | if (lapic_nmi->lint != 1) | |
332 | printk(KERN_WARNING PREFIX "NMI not connected to LINT 1!\n"); | |
333 | ||
334 | return 0; | |
335 | } | |
336 | ||
4be44fcd | 337 | #endif /*CONFIG_X86_LOCAL_APIC */ |
1da177e4 | 338 | |
8466361a | 339 | #ifdef CONFIG_X86_IO_APIC |
1da177e4 LT |
340 | |
341 | static int __init | |
5f3b1a8b | 342 | acpi_parse_ioapic(struct acpi_subtable_header * header, const unsigned long end) |
1da177e4 | 343 | { |
5f3b1a8b | 344 | struct acpi_madt_io_apic *ioapic = NULL; |
1da177e4 | 345 | |
5f3b1a8b | 346 | ioapic = (struct acpi_madt_io_apic *)header; |
1da177e4 LT |
347 | |
348 | if (BAD_MADT_ENTRY(ioapic, end)) | |
349 | return -EINVAL; | |
4be44fcd | 350 | |
1da177e4 LT |
351 | acpi_table_print_madt_entry(header); |
352 | ||
4be44fcd LB |
353 | mp_register_ioapic(ioapic->id, |
354 | ioapic->address, ioapic->global_irq_base); | |
355 | ||
1da177e4 LT |
356 | return 0; |
357 | } | |
358 | ||
359 | /* | |
360 | * Parse Interrupt Source Override for the ACPI SCI | |
361 | */ | |
9d2062b8 | 362 | static void __init acpi_sci_ioapic_setup(u8 bus_irq, u16 polarity, u16 trigger, u32 gsi) |
1da177e4 LT |
363 | { |
364 | if (trigger == 0) /* compatible SCI trigger is level */ | |
365 | trigger = 3; | |
366 | ||
367 | if (polarity == 0) /* compatible SCI polarity is low */ | |
368 | polarity = 3; | |
369 | ||
370 | /* Command-line over-ride via acpi_sci= */ | |
5f3b1a8b AS |
371 | if (acpi_sci_flags & ACPI_MADT_TRIGGER_MASK) |
372 | trigger = (acpi_sci_flags & ACPI_MADT_TRIGGER_MASK) >> 2; | |
1da177e4 | 373 | |
5f3b1a8b AS |
374 | if (acpi_sci_flags & ACPI_MADT_POLARITY_MASK) |
375 | polarity = acpi_sci_flags & ACPI_MADT_POLARITY_MASK; | |
1da177e4 LT |
376 | |
377 | /* | |
4be44fcd | 378 | * mp_config_acpi_legacy_irqs() already setup IRQs < 16 |
1da177e4 LT |
379 | * If GSI is < 16, this will update its flags, |
380 | * else it will create a new mp_irqs[] entry. | |
381 | */ | |
9d2062b8 | 382 | mp_override_legacy_irq(bus_irq, polarity, trigger, gsi); |
1da177e4 LT |
383 | |
384 | /* | |
385 | * stash over-ride to indicate we've been here | |
cee324b1 | 386 | * and for later update of acpi_gbl_FADT |
1da177e4 | 387 | */ |
7bdd21ce | 388 | acpi_sci_override_gsi = gsi; |
1da177e4 LT |
389 | return; |
390 | } | |
391 | ||
392 | static int __init | |
5f3b1a8b | 393 | acpi_parse_int_src_ovr(struct acpi_subtable_header * header, |
4be44fcd | 394 | const unsigned long end) |
1da177e4 | 395 | { |
5f3b1a8b | 396 | struct acpi_madt_interrupt_override *intsrc = NULL; |
1da177e4 | 397 | |
5f3b1a8b | 398 | intsrc = (struct acpi_madt_interrupt_override *)header; |
1da177e4 LT |
399 | |
400 | if (BAD_MADT_ENTRY(intsrc, end)) | |
401 | return -EINVAL; | |
402 | ||
403 | acpi_table_print_madt_entry(header); | |
404 | ||
5f3b1a8b | 405 | if (intsrc->source_irq == acpi_gbl_FADT.sci_interrupt) { |
9d2062b8 | 406 | acpi_sci_ioapic_setup(intsrc->source_irq, |
5f3b1a8b | 407 | intsrc->inti_flags & ACPI_MADT_POLARITY_MASK, |
9d2062b8 EB |
408 | (intsrc->inti_flags & ACPI_MADT_TRIGGER_MASK) >> 2, |
409 | intsrc->global_irq); | |
1da177e4 LT |
410 | return 0; |
411 | } | |
412 | ||
413 | if (acpi_skip_timer_override && | |
5f3b1a8b | 414 | intsrc->source_irq == 0 && intsrc->global_irq == 2) { |
4be44fcd LB |
415 | printk(PREFIX "BIOS IRQ0 pin2 override ignored.\n"); |
416 | return 0; | |
1da177e4 LT |
417 | } |
418 | ||
5f3b1a8b AS |
419 | mp_override_legacy_irq(intsrc->source_irq, |
420 | intsrc->inti_flags & ACPI_MADT_POLARITY_MASK, | |
421 | (intsrc->inti_flags & ACPI_MADT_TRIGGER_MASK) >> 2, | |
422 | intsrc->global_irq); | |
1da177e4 LT |
423 | |
424 | return 0; | |
425 | } | |
426 | ||
1da177e4 | 427 | static int __init |
5f3b1a8b | 428 | acpi_parse_nmi_src(struct acpi_subtable_header * header, const unsigned long end) |
1da177e4 | 429 | { |
5f3b1a8b | 430 | struct acpi_madt_nmi_source *nmi_src = NULL; |
1da177e4 | 431 | |
5f3b1a8b | 432 | nmi_src = (struct acpi_madt_nmi_source *)header; |
1da177e4 LT |
433 | |
434 | if (BAD_MADT_ENTRY(nmi_src, end)) | |
435 | return -EINVAL; | |
436 | ||
437 | acpi_table_print_madt_entry(header); | |
438 | ||
439 | /* TBD: Support nimsrc entries? */ | |
440 | ||
441 | return 0; | |
442 | } | |
443 | ||
4be44fcd | 444 | #endif /* CONFIG_X86_IO_APIC */ |
1da177e4 | 445 | |
1da177e4 LT |
446 | /* |
447 | * acpi_pic_sci_set_trigger() | |
5f3b1a8b | 448 | * |
1da177e4 LT |
449 | * use ELCR to set PIC-mode trigger type for SCI |
450 | * | |
451 | * If a PIC-mode SCI is not recognized or gives spurious IRQ7's | |
452 | * it may require Edge Trigger -- use "acpi_sci=edge" | |
453 | * | |
454 | * Port 0x4d0-4d1 are ECLR1 and ECLR2, the Edge/Level Control Registers | |
455 | * for the 8259 PIC. bit[n] = 1 means irq[n] is Level, otherwise Edge. | |
27b46d76 SA |
456 | * ECLR1 is IRQs 0-7 (IRQ 0, 1, 2 must be 0) |
457 | * ECLR2 is IRQs 8-15 (IRQ 8, 13 must be 0) | |
1da177e4 LT |
458 | */ |
459 | ||
4be44fcd | 460 | void __init acpi_pic_sci_set_trigger(unsigned int irq, u16 trigger) |
1da177e4 LT |
461 | { |
462 | unsigned int mask = 1 << irq; | |
463 | unsigned int old, new; | |
464 | ||
465 | /* Real old ELCR mask */ | |
466 | old = inb(0x4d0) | (inb(0x4d1) << 8); | |
467 | ||
468 | /* | |
27b46d76 | 469 | * If we use ACPI to set PCI IRQs, then we should clear ELCR |
1da177e4 LT |
470 | * since we will set it correctly as we enable the PCI irq |
471 | * routing. | |
472 | */ | |
473 | new = acpi_noirq ? old : 0; | |
474 | ||
475 | /* | |
476 | * Update SCI information in the ELCR, it isn't in the PCI | |
477 | * routing tables.. | |
478 | */ | |
479 | switch (trigger) { | |
4be44fcd | 480 | case 1: /* Edge - clear */ |
1da177e4 LT |
481 | new &= ~mask; |
482 | break; | |
4be44fcd | 483 | case 3: /* Level - set */ |
1da177e4 LT |
484 | new |= mask; |
485 | break; | |
486 | } | |
487 | ||
488 | if (old == new) | |
489 | return; | |
490 | ||
491 | printk(PREFIX "setting ELCR to %04x (from %04x)\n", new, old); | |
492 | outb(new, 0x4d0); | |
493 | outb(new >> 8, 0x4d1); | |
494 | } | |
495 | ||
1da177e4 LT |
496 | int acpi_gsi_to_irq(u32 gsi, unsigned int *irq) |
497 | { | |
988856ee | 498 | *irq = gsi_to_irq(gsi); |
18dce6ba YL |
499 | |
500 | #ifdef CONFIG_X86_IO_APIC | |
501 | if (acpi_irq_model == ACPI_IRQ_MODEL_IOAPIC) | |
502 | setup_IO_APIC_irq_extra(gsi); | |
503 | #endif | |
504 | ||
1da177e4 LT |
505 | return 0; |
506 | } | |
507 | ||
2c2df841 EB |
508 | int acpi_isa_irq_to_gsi(unsigned isa_irq, u32 *gsi) |
509 | { | |
510 | if (isa_irq >= 16) | |
511 | return -1; | |
988856ee | 512 | *gsi = irq_to_gsi(isa_irq); |
2c2df841 EB |
513 | return 0; |
514 | } | |
515 | ||
2f065aef JF |
516 | static int acpi_register_gsi_pic(struct device *dev, u32 gsi, |
517 | int trigger, int polarity) | |
1da177e4 | 518 | { |
1da177e4 LT |
519 | #ifdef CONFIG_PCI |
520 | /* | |
521 | * Make sure all (legacy) PCI IRQs are set as level-triggered. | |
522 | */ | |
2f065aef JF |
523 | if (trigger == ACPI_LEVEL_SENSITIVE) |
524 | eisa_set_level_irq(gsi); | |
1da177e4 LT |
525 | #endif |
526 | ||
2f065aef JF |
527 | return gsi; |
528 | } | |
529 | ||
530 | static int acpi_register_gsi_ioapic(struct device *dev, u32 gsi, | |
531 | int trigger, int polarity) | |
532 | { | |
1da177e4 | 533 | #ifdef CONFIG_X86_IO_APIC |
2f065aef | 534 | gsi = mp_register_gsi(dev, gsi, trigger, polarity); |
1da177e4 | 535 | #endif |
2f065aef JF |
536 | |
537 | return gsi; | |
538 | } | |
539 | ||
90f6881e JF |
540 | int (*__acpi_register_gsi)(struct device *dev, u32 gsi, |
541 | int trigger, int polarity) = acpi_register_gsi_pic; | |
2f065aef JF |
542 | |
543 | /* | |
544 | * success: return IRQ number (>=0) | |
545 | * failure: return < 0 | |
546 | */ | |
547 | int acpi_register_gsi(struct device *dev, u32 gsi, int trigger, int polarity) | |
548 | { | |
549 | unsigned int irq; | |
550 | unsigned int plat_gsi = gsi; | |
551 | ||
552 | plat_gsi = (*__acpi_register_gsi)(dev, gsi, trigger, polarity); | |
988856ee | 553 | irq = gsi_to_irq(plat_gsi); |
18dce6ba | 554 | |
1da177e4 LT |
555 | return irq; |
556 | } | |
4be44fcd | 557 | |
2f065aef JF |
558 | void __init acpi_set_irq_model_pic(void) |
559 | { | |
560 | acpi_irq_model = ACPI_IRQ_MODEL_PIC; | |
561 | __acpi_register_gsi = acpi_register_gsi_pic; | |
562 | acpi_ioapic = 0; | |
563 | } | |
564 | ||
565 | void __init acpi_set_irq_model_ioapic(void) | |
566 | { | |
567 | acpi_irq_model = ACPI_IRQ_MODEL_IOAPIC; | |
568 | __acpi_register_gsi = acpi_register_gsi_ioapic; | |
569 | acpi_ioapic = 1; | |
570 | } | |
571 | ||
1da177e4 LT |
572 | /* |
573 | * ACPI based hotplug support for CPU | |
574 | */ | |
575 | #ifdef CONFIG_ACPI_HOTPLUG_CPU | |
d8191fa4 | 576 | #include <acpi/processor.h> |
009cbadb | 577 | |
0271f910 HL |
578 | static void acpi_map_cpu2node(acpi_handle handle, int cpu, int physid) |
579 | { | |
580 | #ifdef CONFIG_ACPI_NUMA | |
581 | int nid; | |
582 | ||
583 | nid = acpi_get_node(handle); | |
584 | if (nid == -1 || !node_online(nid)) | |
585 | return; | |
586 | #ifdef CONFIG_X86_64 | |
587 | apicid_to_node[physid] = nid; | |
588 | numa_set_node(cpu, nid); | |
589 | #else /* CONFIG_X86_32 */ | |
590 | apicid_2_node[physid] = nid; | |
591 | cpu_to_node_map[cpu] = nid; | |
592 | #endif | |
593 | ||
594 | #endif | |
595 | } | |
009cbadb SR |
596 | |
597 | static int __cpuinit _acpi_map_lsapic(acpi_handle handle, int *pcpu) | |
1da177e4 | 598 | { |
73fea175 AR |
599 | struct acpi_buffer buffer = { ACPI_ALLOCATE_BUFFER, NULL }; |
600 | union acpi_object *obj; | |
5f3b1a8b | 601 | struct acpi_madt_local_apic *lapic; |
ee943a82 | 602 | cpumask_var_t tmp_map, new_map; |
73fea175 AR |
603 | u8 physid; |
604 | int cpu; | |
ee943a82 | 605 | int retval = -ENOMEM; |
73fea175 AR |
606 | |
607 | if (ACPI_FAILURE(acpi_evaluate_object(handle, "_MAT", NULL, &buffer))) | |
608 | return -EINVAL; | |
609 | ||
610 | if (!buffer.length || !buffer.pointer) | |
611 | return -EINVAL; | |
612 | ||
613 | obj = buffer.pointer; | |
614 | if (obj->type != ACPI_TYPE_BUFFER || | |
615 | obj->buffer.length < sizeof(*lapic)) { | |
616 | kfree(buffer.pointer); | |
617 | return -EINVAL; | |
618 | } | |
619 | ||
5f3b1a8b | 620 | lapic = (struct acpi_madt_local_apic *)obj->buffer.pointer; |
73fea175 | 621 | |
5f3b1a8b AS |
622 | if (lapic->header.type != ACPI_MADT_TYPE_LOCAL_APIC || |
623 | !(lapic->lapic_flags & ACPI_MADT_ENABLED)) { | |
73fea175 AR |
624 | kfree(buffer.pointer); |
625 | return -EINVAL; | |
626 | } | |
627 | ||
628 | physid = lapic->id; | |
629 | ||
630 | kfree(buffer.pointer); | |
631 | buffer.length = ACPI_ALLOCATE_BUFFER; | |
632 | buffer.pointer = NULL; | |
633 | ||
ee943a82 RR |
634 | if (!alloc_cpumask_var(&tmp_map, GFP_KERNEL)) |
635 | goto out; | |
636 | ||
637 | if (!alloc_cpumask_var(&new_map, GFP_KERNEL)) | |
638 | goto free_tmp_map; | |
639 | ||
640 | cpumask_copy(tmp_map, cpu_present_mask); | |
dfac2189 | 641 | acpi_register_lapic(physid, lapic->lapic_flags & ACPI_MADT_ENABLED); |
73fea175 AR |
642 | |
643 | /* | |
644 | * If mp_register_lapic successfully generates a new logical cpu | |
645 | * number, then the following will get us exactly what was mapped | |
646 | */ | |
ee943a82 RR |
647 | cpumask_andnot(new_map, cpu_present_mask, tmp_map); |
648 | if (cpumask_empty(new_map)) { | |
73fea175 | 649 | printk ("Unable to map lapic to logical cpu number\n"); |
ee943a82 RR |
650 | retval = -EINVAL; |
651 | goto free_new_map; | |
73fea175 AR |
652 | } |
653 | ||
d8191fa4 AC |
654 | acpi_processor_set_pdc(handle); |
655 | ||
ee943a82 | 656 | cpu = cpumask_first(new_map); |
0271f910 | 657 | acpi_map_cpu2node(handle, cpu, physid); |
73fea175 AR |
658 | |
659 | *pcpu = cpu; | |
ee943a82 RR |
660 | retval = 0; |
661 | ||
662 | free_new_map: | |
663 | free_cpumask_var(new_map); | |
664 | free_tmp_map: | |
665 | free_cpumask_var(tmp_map); | |
666 | out: | |
667 | return retval; | |
1da177e4 | 668 | } |
1da177e4 | 669 | |
009cbadb SR |
670 | /* wrapper to silence section mismatch warning */ |
671 | int __ref acpi_map_lsapic(acpi_handle handle, int *pcpu) | |
672 | { | |
673 | return _acpi_map_lsapic(handle, pcpu); | |
674 | } | |
4be44fcd | 675 | EXPORT_SYMBOL(acpi_map_lsapic); |
1da177e4 | 676 | |
4be44fcd | 677 | int acpi_unmap_lsapic(int cpu) |
1da177e4 | 678 | { |
71fff5e6 | 679 | per_cpu(x86_cpu_to_apicid, cpu) = -1; |
9628937d | 680 | set_cpu_present(cpu, false); |
73fea175 AR |
681 | num_processors--; |
682 | ||
683 | return (0); | |
1da177e4 | 684 | } |
4be44fcd | 685 | |
1da177e4 | 686 | EXPORT_SYMBOL(acpi_unmap_lsapic); |
4be44fcd | 687 | #endif /* CONFIG_ACPI_HOTPLUG_CPU */ |
1da177e4 | 688 | |
4be44fcd | 689 | int acpi_register_ioapic(acpi_handle handle, u64 phys_addr, u32 gsi_base) |
b1bb248a KK |
690 | { |
691 | /* TBD */ | |
692 | return -EINVAL; | |
693 | } | |
4be44fcd | 694 | |
b1bb248a KK |
695 | EXPORT_SYMBOL(acpi_register_ioapic); |
696 | ||
4be44fcd | 697 | int acpi_unregister_ioapic(acpi_handle handle, u32 gsi_base) |
b1bb248a KK |
698 | { |
699 | /* TBD */ | |
700 | return -EINVAL; | |
701 | } | |
4be44fcd | 702 | |
b1bb248a KK |
703 | EXPORT_SYMBOL(acpi_unregister_ioapic); |
704 | ||
5f3b1a8b | 705 | static int __init acpi_parse_sbf(struct acpi_table_header *table) |
1da177e4 | 706 | { |
5f3b1a8b | 707 | struct acpi_table_boot *sb; |
1da177e4 | 708 | |
5f3b1a8b | 709 | sb = (struct acpi_table_boot *)table; |
1da177e4 LT |
710 | if (!sb) { |
711 | printk(KERN_WARNING PREFIX "Unable to map SBF\n"); | |
712 | return -ENODEV; | |
713 | } | |
714 | ||
5f3b1a8b | 715 | sbf_port = sb->cmos_index; /* Save CMOS port */ |
1da177e4 LT |
716 | |
717 | return 0; | |
718 | } | |
719 | ||
1da177e4 | 720 | #ifdef CONFIG_HPET_TIMER |
2d0c87c3 | 721 | #include <asm/hpet.h> |
1da177e4 | 722 | |
a1dfd851 AD |
723 | static struct __initdata resource *hpet_res; |
724 | ||
5f3b1a8b | 725 | static int __init acpi_parse_hpet(struct acpi_table_header *table) |
1da177e4 LT |
726 | { |
727 | struct acpi_table_hpet *hpet_tbl; | |
728 | ||
5f3b1a8b | 729 | hpet_tbl = (struct acpi_table_hpet *)table; |
1da177e4 LT |
730 | if (!hpet_tbl) { |
731 | printk(KERN_WARNING PREFIX "Unable to map HPET\n"); | |
732 | return -ENODEV; | |
733 | } | |
734 | ||
ad363f80 | 735 | if (hpet_tbl->address.space_id != ACPI_SPACE_MEM) { |
1da177e4 LT |
736 | printk(KERN_WARNING PREFIX "HPET timers must be located in " |
737 | "memory.\n"); | |
738 | return -1; | |
739 | } | |
f0f4c343 | 740 | |
2d0c87c3 | 741 | hpet_address = hpet_tbl->address.address; |
c8bc6f3c | 742 | hpet_blockid = hpet_tbl->sequence; |
f4df73c2 TG |
743 | |
744 | /* | |
745 | * Some broken BIOSes advertise HPET at 0x0. We really do not | |
746 | * want to allocate a resource there. | |
747 | */ | |
748 | if (!hpet_address) { | |
749 | printk(KERN_WARNING PREFIX | |
750 | "HPET id: %#x base: %#lx is invalid\n", | |
751 | hpet_tbl->id, hpet_address); | |
752 | return 0; | |
753 | } | |
754 | #ifdef CONFIG_X86_64 | |
755 | /* | |
756 | * Some even more broken BIOSes advertise HPET at | |
757 | * 0xfed0000000000000 instead of 0xfed00000. Fix it up and add | |
758 | * some noise: | |
759 | */ | |
760 | if (hpet_address == 0xfed0000000000000UL) { | |
761 | if (!hpet_force_user) { | |
762 | printk(KERN_WARNING PREFIX "HPET id: %#x " | |
763 | "base: 0xfed0000000000000 is bogus\n " | |
764 | "try hpet=force on the kernel command line to " | |
765 | "fix it up to 0xfed00000.\n", hpet_tbl->id); | |
766 | hpet_address = 0; | |
767 | return 0; | |
768 | } | |
769 | printk(KERN_WARNING PREFIX | |
770 | "HPET id: %#x base: 0xfed0000000000000 fixed up " | |
771 | "to 0xfed00000.\n", hpet_tbl->id); | |
772 | hpet_address >>= 32; | |
773 | } | |
774 | #endif | |
4be44fcd | 775 | printk(KERN_INFO PREFIX "HPET id: %#x base: %#lx\n", |
2d0c87c3 | 776 | hpet_tbl->id, hpet_address); |
1da177e4 | 777 | |
a1dfd851 AD |
778 | /* |
779 | * Allocate and initialize the HPET firmware resource for adding into | |
780 | * the resource tree during the lateinit timeframe. | |
781 | */ | |
782 | #define HPET_RESOURCE_NAME_SIZE 9 | |
783 | hpet_res = alloc_bootmem(sizeof(*hpet_res) + HPET_RESOURCE_NAME_SIZE); | |
784 | ||
a1dfd851 AD |
785 | hpet_res->name = (void *)&hpet_res[1]; |
786 | hpet_res->flags = IORESOURCE_MEM; | |
787 | snprintf((char *)hpet_res->name, HPET_RESOURCE_NAME_SIZE, "HPET %u", | |
788 | hpet_tbl->sequence); | |
789 | ||
790 | hpet_res->start = hpet_address; | |
791 | hpet_res->end = hpet_address + (1 * 1024) - 1; | |
792 | ||
1da177e4 LT |
793 | return 0; |
794 | } | |
a1dfd851 AD |
795 | |
796 | /* | |
797 | * hpet_insert_resource inserts the HPET resources used into the resource | |
798 | * tree. | |
799 | */ | |
800 | static __init int hpet_insert_resource(void) | |
801 | { | |
802 | if (!hpet_res) | |
803 | return 1; | |
804 | ||
805 | return insert_resource(&iomem_resource, hpet_res); | |
806 | } | |
807 | ||
808 | late_initcall(hpet_insert_resource); | |
809 | ||
1da177e4 LT |
810 | #else |
811 | #define acpi_parse_hpet NULL | |
812 | #endif | |
813 | ||
5f3b1a8b | 814 | static int __init acpi_parse_fadt(struct acpi_table_header *table) |
1da177e4 | 815 | { |
90660ec3 | 816 | |
1da177e4 LT |
817 | #ifdef CONFIG_X86_PM_TIMER |
818 | /* detect the location of the ACPI PM Timer */ | |
5f3b1a8b | 819 | if (acpi_gbl_FADT.header.revision >= FADT2_REVISION_ID) { |
1da177e4 | 820 | /* FADT rev. 2 */ |
5f3b1a8b | 821 | if (acpi_gbl_FADT.xpm_timer_block.space_id != |
4be44fcd | 822 | ACPI_ADR_SPACE_SYSTEM_IO) |
1da177e4 LT |
823 | return 0; |
824 | ||
5f3b1a8b | 825 | pmtmr_ioport = acpi_gbl_FADT.xpm_timer_block.address; |
e6e87b4b DSL |
826 | /* |
827 | * "X" fields are optional extensions to the original V1.0 | |
828 | * fields, so we must selectively expand V1.0 fields if the | |
829 | * corresponding X field is zero. | |
830 | */ | |
831 | if (!pmtmr_ioport) | |
5f3b1a8b | 832 | pmtmr_ioport = acpi_gbl_FADT.pm_timer_block; |
1da177e4 LT |
833 | } else { |
834 | /* FADT rev. 1 */ | |
5f3b1a8b | 835 | pmtmr_ioport = acpi_gbl_FADT.pm_timer_block; |
1da177e4 LT |
836 | } |
837 | if (pmtmr_ioport) | |
4be44fcd LB |
838 | printk(KERN_INFO PREFIX "PM-Timer IO Port: %#x\n", |
839 | pmtmr_ioport); | |
1da177e4 LT |
840 | #endif |
841 | return 0; | |
842 | } | |
843 | ||
1da177e4 LT |
844 | #ifdef CONFIG_X86_LOCAL_APIC |
845 | /* | |
846 | * Parse LAPIC entries in MADT | |
847 | * returns 0 on success, < 0 on error | |
848 | */ | |
31d2092e | 849 | |
cbf9bd60 YL |
850 | static int __init early_acpi_parse_madt_lapic_addr_ovr(void) |
851 | { | |
852 | int count; | |
853 | ||
854 | if (!cpu_has_apic) | |
855 | return -ENODEV; | |
856 | ||
857 | /* | |
858 | * Note that the LAPIC address is obtained from the MADT (32-bit value) | |
859 | * and (optionally) overriden by a LAPIC_ADDR_OVR entry (64-bit value). | |
860 | */ | |
861 | ||
862 | count = | |
863 | acpi_table_parse_madt(ACPI_MADT_TYPE_LOCAL_APIC_OVERRIDE, | |
864 | acpi_parse_lapic_addr_ovr, 0); | |
865 | if (count < 0) { | |
866 | printk(KERN_ERR PREFIX | |
867 | "Error parsing LAPIC address override entry\n"); | |
868 | return count; | |
869 | } | |
870 | ||
c0104d38 | 871 | register_lapic_address(acpi_lapic_addr); |
cbf9bd60 YL |
872 | |
873 | return count; | |
874 | } | |
875 | ||
4be44fcd | 876 | static int __init acpi_parse_madt_lapic_entries(void) |
1da177e4 LT |
877 | { |
878 | int count; | |
7237d3de | 879 | int x2count = 0; |
1da177e4 | 880 | |
0fcd2709 AK |
881 | if (!cpu_has_apic) |
882 | return -ENODEV; | |
883 | ||
5f3b1a8b | 884 | /* |
1da177e4 LT |
885 | * Note that the LAPIC address is obtained from the MADT (32-bit value) |
886 | * and (optionally) overriden by a LAPIC_ADDR_OVR entry (64-bit value). | |
887 | */ | |
888 | ||
4be44fcd | 889 | count = |
5f3b1a8b | 890 | acpi_table_parse_madt(ACPI_MADT_TYPE_LOCAL_APIC_OVERRIDE, |
4be44fcd | 891 | acpi_parse_lapic_addr_ovr, 0); |
1da177e4 | 892 | if (count < 0) { |
4be44fcd LB |
893 | printk(KERN_ERR PREFIX |
894 | "Error parsing LAPIC address override entry\n"); | |
1da177e4 LT |
895 | return count; |
896 | } | |
897 | ||
c0104d38 | 898 | register_lapic_address(acpi_lapic_addr); |
1da177e4 | 899 | |
ac049c1d JS |
900 | count = acpi_table_parse_madt(ACPI_MADT_TYPE_LOCAL_SAPIC, |
901 | acpi_parse_sapic, MAX_APICS); | |
902 | ||
7237d3de SS |
903 | if (!count) { |
904 | x2count = acpi_table_parse_madt(ACPI_MADT_TYPE_LOCAL_X2APIC, | |
905 | acpi_parse_x2apic, MAX_APICS); | |
ac049c1d JS |
906 | count = acpi_table_parse_madt(ACPI_MADT_TYPE_LOCAL_APIC, |
907 | acpi_parse_lapic, MAX_APICS); | |
7237d3de SS |
908 | } |
909 | if (!count && !x2count) { | |
1da177e4 LT |
910 | printk(KERN_ERR PREFIX "No LAPIC entries present\n"); |
911 | /* TBD: Cleanup to allow fallback to MPS */ | |
912 | return -ENODEV; | |
7237d3de | 913 | } else if (count < 0 || x2count < 0) { |
1da177e4 LT |
914 | printk(KERN_ERR PREFIX "Error parsing LAPIC entry\n"); |
915 | /* TBD: Cleanup to allow fallback to MPS */ | |
916 | return count; | |
917 | } | |
918 | ||
7237d3de SS |
919 | x2count = |
920 | acpi_table_parse_madt(ACPI_MADT_TYPE_LOCAL_X2APIC_NMI, | |
921 | acpi_parse_x2apic_nmi, 0); | |
4be44fcd | 922 | count = |
5f3b1a8b | 923 | acpi_table_parse_madt(ACPI_MADT_TYPE_LOCAL_APIC_NMI, acpi_parse_lapic_nmi, 0); |
7237d3de | 924 | if (count < 0 || x2count < 0) { |
1da177e4 LT |
925 | printk(KERN_ERR PREFIX "Error parsing LAPIC NMI entry\n"); |
926 | /* TBD: Cleanup to allow fallback to MPS */ | |
927 | return count; | |
928 | } | |
929 | return 0; | |
930 | } | |
4be44fcd | 931 | #endif /* CONFIG_X86_LOCAL_APIC */ |
1da177e4 | 932 | |
8466361a | 933 | #ifdef CONFIG_X86_IO_APIC |
11113f84 AS |
934 | #define MP_ISA_BUS 0 |
935 | ||
d49c4288 | 936 | #ifdef CONFIG_X86_ES7000 |
11113f84 AS |
937 | extern int es7000_plat; |
938 | #endif | |
939 | ||
c2c21745 JSR |
940 | static void assign_to_mp_irq(struct mpc_intsrc *m, |
941 | struct mpc_intsrc *mp_irq) | |
fcfa146e | 942 | { |
c2c21745 | 943 | memcpy(mp_irq, m, sizeof(struct mpc_intsrc)); |
fcfa146e YL |
944 | } |
945 | ||
c2c21745 JSR |
946 | static int mp_irq_cmp(struct mpc_intsrc *mp_irq, |
947 | struct mpc_intsrc *m) | |
fcfa146e | 948 | { |
c2c21745 | 949 | return memcmp(mp_irq, m, sizeof(struct mpc_intsrc)); |
fcfa146e YL |
950 | } |
951 | ||
c2c21745 | 952 | static void save_mp_irq(struct mpc_intsrc *m) |
fcfa146e YL |
953 | { |
954 | int i; | |
955 | ||
956 | for (i = 0; i < mp_irq_entries; i++) { | |
957 | if (!mp_irq_cmp(&mp_irqs[i], m)) | |
958 | return; | |
959 | } | |
960 | ||
961 | assign_to_mp_irq(m, &mp_irqs[mp_irq_entries]); | |
962 | if (++mp_irq_entries == MAX_IRQ_SOURCES) | |
963 | panic("Max # of irq sources exceeded!!\n"); | |
964 | } | |
965 | ||
11113f84 AS |
966 | void __init mp_override_legacy_irq(u8 bus_irq, u8 polarity, u8 trigger, u32 gsi) |
967 | { | |
6df8809b YL |
968 | int ioapic; |
969 | int pin; | |
c2c21745 | 970 | struct mpc_intsrc mp_irq; |
11113f84 AS |
971 | |
972 | /* | |
973 | * Convert 'gsi' to 'ioapic.pin'. | |
974 | */ | |
975 | ioapic = mp_find_ioapic(gsi); | |
976 | if (ioapic < 0) | |
977 | return; | |
c3e137d1 | 978 | pin = mp_find_ioapic_pin(ioapic, gsi); |
11113f84 AS |
979 | |
980 | /* | |
981 | * TBD: This check is for faulty timer entries, where the override | |
982 | * erroneously sets the trigger to level, resulting in a HUGE | |
983 | * increase of timer interrupts! | |
984 | */ | |
985 | if ((bus_irq == 0) && (trigger == 3)) | |
986 | trigger = 1; | |
987 | ||
c2c21745 JSR |
988 | mp_irq.type = MP_INTSRC; |
989 | mp_irq.irqtype = mp_INT; | |
990 | mp_irq.irqflag = (trigger << 2) | polarity; | |
991 | mp_irq.srcbus = MP_ISA_BUS; | |
992 | mp_irq.srcbusirq = bus_irq; /* IRQ */ | |
993 | mp_irq.dstapic = mp_ioapics[ioapic].apicid; /* APIC ID */ | |
994 | mp_irq.dstirq = pin; /* INTIN# */ | |
11113f84 | 995 | |
fcfa146e | 996 | save_mp_irq(&mp_irq); |
988856ee EB |
997 | |
998 | isa_irq_to_gsi[bus_irq] = gsi; | |
11113f84 AS |
999 | } |
1000 | ||
1001 | void __init mp_config_acpi_legacy_irqs(void) | |
1002 | { | |
6df8809b | 1003 | int i; |
c2c21745 | 1004 | struct mpc_intsrc mp_irq; |
11113f84 AS |
1005 | |
1006 | #if defined (CONFIG_MCA) || defined (CONFIG_EISA) | |
1007 | /* | |
1008 | * Fabricate the legacy ISA bus (bus #31). | |
1009 | */ | |
1010 | mp_bus_id_to_type[MP_ISA_BUS] = MP_BUS_ISA; | |
1011 | #endif | |
1012 | set_bit(MP_ISA_BUS, mp_bus_not_pci); | |
cfc1b9a6 | 1013 | pr_debug("Bus #%d is ISA\n", MP_ISA_BUS); |
11113f84 | 1014 | |
d49c4288 | 1015 | #ifdef CONFIG_X86_ES7000 |
11113f84 AS |
1016 | /* |
1017 | * Older generations of ES7000 have no legacy identity mappings | |
1018 | */ | |
1019 | if (es7000_plat == 1) | |
1020 | return; | |
1021 | #endif | |
1022 | ||
11113f84 AS |
1023 | /* |
1024 | * Use the default configuration for the IRQs 0-15. Unless | |
1025 | * overridden by (MADT) interrupt source override entries. | |
1026 | */ | |
1027 | for (i = 0; i < 16; i++) { | |
0fd52670 EB |
1028 | int ioapic, pin; |
1029 | unsigned int dstapic; | |
11113f84 | 1030 | int idx; |
0fd52670 EB |
1031 | u32 gsi; |
1032 | ||
1033 | /* Locate the gsi that irq i maps to. */ | |
1034 | if (acpi_isa_irq_to_gsi(i, &gsi)) | |
1035 | continue; | |
1036 | ||
1037 | /* | |
1038 | * Locate the IOAPIC that manages the ISA IRQ. | |
1039 | */ | |
1040 | ioapic = mp_find_ioapic(gsi); | |
1041 | if (ioapic < 0) | |
1042 | continue; | |
1043 | pin = mp_find_ioapic_pin(ioapic, gsi); | |
1044 | dstapic = mp_ioapics[ioapic].apicid; | |
11113f84 AS |
1045 | |
1046 | for (idx = 0; idx < mp_irq_entries; idx++) { | |
c2c21745 | 1047 | struct mpc_intsrc *irq = mp_irqs + idx; |
11113f84 AS |
1048 | |
1049 | /* Do we already have a mapping for this ISA IRQ? */ | |
c2c21745 | 1050 | if (irq->srcbus == MP_ISA_BUS && irq->srcbusirq == i) |
11113f84 AS |
1051 | break; |
1052 | ||
1053 | /* Do we already have a mapping for this IOAPIC pin */ | |
0fd52670 | 1054 | if (irq->dstapic == dstapic && irq->dstirq == pin) |
11113f84 AS |
1055 | break; |
1056 | } | |
1057 | ||
1058 | if (idx != mp_irq_entries) { | |
1059 | printk(KERN_DEBUG "ACPI: IRQ%d used by override.\n", i); | |
1060 | continue; /* IRQ already used */ | |
1061 | } | |
1062 | ||
c2c21745 JSR |
1063 | mp_irq.type = MP_INTSRC; |
1064 | mp_irq.irqflag = 0; /* Conforming */ | |
1065 | mp_irq.srcbus = MP_ISA_BUS; | |
1066 | mp_irq.dstapic = dstapic; | |
1067 | mp_irq.irqtype = mp_INT; | |
1068 | mp_irq.srcbusirq = i; /* Identity mapped */ | |
0fd52670 | 1069 | mp_irq.dstirq = pin; |
11113f84 | 1070 | |
fcfa146e | 1071 | save_mp_irq(&mp_irq); |
11113f84 AS |
1072 | } |
1073 | } | |
1074 | ||
e5198075 | 1075 | static int mp_config_acpi_gsi(struct device *dev, u32 gsi, int trigger, |
a31f8205 YL |
1076 | int polarity) |
1077 | { | |
1078 | #ifdef CONFIG_X86_MPPARSE | |
1079 | struct mpc_intsrc mp_irq; | |
1080 | struct pci_dev *pdev; | |
1081 | unsigned char number; | |
1082 | unsigned int devfn; | |
1083 | int ioapic; | |
1084 | u8 pin; | |
1085 | ||
1086 | if (!acpi_ioapic) | |
1087 | return 0; | |
1088 | if (!dev) | |
1089 | return 0; | |
1090 | if (dev->bus != &pci_bus_type) | |
1091 | return 0; | |
1092 | ||
1093 | pdev = to_pci_dev(dev); | |
1094 | number = pdev->bus->number; | |
1095 | devfn = pdev->devfn; | |
1096 | pin = pdev->pin; | |
1097 | /* print the entry should happen on mptable identically */ | |
1098 | mp_irq.type = MP_INTSRC; | |
1099 | mp_irq.irqtype = mp_INT; | |
e5198075 | 1100 | mp_irq.irqflag = (trigger == ACPI_EDGE_SENSITIVE ? 4 : 0x0c) | |
a31f8205 YL |
1101 | (polarity == ACPI_ACTIVE_HIGH ? 1 : 3); |
1102 | mp_irq.srcbus = number; | |
1103 | mp_irq.srcbusirq = (((devfn >> 3) & 0x1f) << 2) | ((pin - 1) & 3); | |
1104 | ioapic = mp_find_ioapic(gsi); | |
bdfe8ac1 | 1105 | mp_irq.dstapic = mp_ioapics[ioapic].apicid; |
a31f8205 YL |
1106 | mp_irq.dstirq = mp_find_ioapic_pin(ioapic, gsi); |
1107 | ||
1108 | save_mp_irq(&mp_irq); | |
1109 | #endif | |
1110 | return 0; | |
1111 | } | |
1112 | ||
e5198075 | 1113 | int mp_register_gsi(struct device *dev, u32 gsi, int trigger, int polarity) |
11113f84 AS |
1114 | { |
1115 | int ioapic; | |
1116 | int ioapic_pin; | |
e5198075 | 1117 | struct io_apic_irq_attr irq_attr; |
11113f84 AS |
1118 | |
1119 | if (acpi_irq_model != ACPI_IRQ_MODEL_IOAPIC) | |
1120 | return gsi; | |
11113f84 AS |
1121 | |
1122 | /* Don't set up the ACPI SCI because it's already set up */ | |
1123 | if (acpi_gbl_FADT.sci_interrupt == gsi) | |
1124 | return gsi; | |
1125 | ||
1126 | ioapic = mp_find_ioapic(gsi); | |
1127 | if (ioapic < 0) { | |
1128 | printk(KERN_WARNING "No IOAPIC for GSI %u\n", gsi); | |
1129 | return gsi; | |
1130 | } | |
1131 | ||
c3e137d1 | 1132 | ioapic_pin = mp_find_ioapic_pin(ioapic, gsi); |
11113f84 | 1133 | |
11113f84 AS |
1134 | if (ioapic_pin > MP_MAX_IOAPIC_PIN) { |
1135 | printk(KERN_ERR "Invalid reference to IOAPIC pin " | |
bdfe8ac1 | 1136 | "%d-%d\n", mp_ioapics[ioapic].apicid, |
11113f84 AS |
1137 | ioapic_pin); |
1138 | return gsi; | |
1139 | } | |
f1bdb523 YL |
1140 | |
1141 | if (enable_update_mptable) | |
1142 | mp_config_acpi_gsi(dev, gsi, trigger, polarity); | |
b9e0353f | 1143 | |
e5198075 YL |
1144 | set_io_apic_irq_attr(&irq_attr, ioapic, ioapic_pin, |
1145 | trigger == ACPI_EDGE_SENSITIVE ? 0 : 1, | |
1146 | polarity == ACPI_ACTIVE_HIGH ? 0 : 1); | |
988856ee | 1147 | io_apic_set_pci_routing(dev, gsi_to_irq(gsi), &irq_attr); |
b9e0353f | 1148 | |
11113f84 AS |
1149 | return gsi; |
1150 | } | |
1151 | ||
1da177e4 LT |
1152 | /* |
1153 | * Parse IOAPIC related entries in MADT | |
1154 | * returns 0 on success, < 0 on error | |
1155 | */ | |
4be44fcd | 1156 | static int __init acpi_parse_madt_ioapic_entries(void) |
1da177e4 LT |
1157 | { |
1158 | int count; | |
1159 | ||
1160 | /* | |
1161 | * ACPI interpreter is required to complete interrupt setup, | |
1162 | * so if it is off, don't enumerate the io-apics with ACPI. | |
1163 | * If MPS is present, it will handle them, | |
1164 | * otherwise the system will stay in PIC mode | |
1165 | */ | |
6b2b171a | 1166 | if (acpi_disabled || acpi_noirq) |
1da177e4 | 1167 | return -ENODEV; |
1da177e4 | 1168 | |
5f3b1a8b | 1169 | if (!cpu_has_apic) |
d3b6a349 AK |
1170 | return -ENODEV; |
1171 | ||
1da177e4 | 1172 | /* |
4be44fcd | 1173 | * if "noapic" boot option, don't look for IO-APICs |
1da177e4 LT |
1174 | */ |
1175 | if (skip_ioapic_setup) { | |
1176 | printk(KERN_INFO PREFIX "Skipping IOAPIC probe " | |
4be44fcd | 1177 | "due to 'noapic' option.\n"); |
1da177e4 LT |
1178 | return -ENODEV; |
1179 | } | |
1180 | ||
4be44fcd | 1181 | count = |
5f3b1a8b | 1182 | acpi_table_parse_madt(ACPI_MADT_TYPE_IO_APIC, acpi_parse_ioapic, |
4be44fcd | 1183 | MAX_IO_APICS); |
1da177e4 LT |
1184 | if (!count) { |
1185 | printk(KERN_ERR PREFIX "No IOAPIC entries present\n"); | |
1186 | return -ENODEV; | |
4be44fcd | 1187 | } else if (count < 0) { |
1da177e4 LT |
1188 | printk(KERN_ERR PREFIX "Error parsing IOAPIC entry\n"); |
1189 | return count; | |
1190 | } | |
1191 | ||
4be44fcd | 1192 | count = |
5f3b1a8b | 1193 | acpi_table_parse_madt(ACPI_MADT_TYPE_INTERRUPT_OVERRIDE, acpi_parse_int_src_ovr, |
71f521bb | 1194 | nr_irqs); |
1da177e4 | 1195 | if (count < 0) { |
4be44fcd LB |
1196 | printk(KERN_ERR PREFIX |
1197 | "Error parsing interrupt source overrides entry\n"); | |
1da177e4 LT |
1198 | /* TBD: Cleanup to allow fallback to MPS */ |
1199 | return count; | |
1200 | } | |
1201 | ||
1202 | /* | |
1203 | * If BIOS did not supply an INT_SRC_OVR for the SCI | |
1204 | * pretend we got one so we can set the SCI flags. | |
1205 | */ | |
1206 | if (!acpi_sci_override_gsi) | |
9d2062b8 EB |
1207 | acpi_sci_ioapic_setup(acpi_gbl_FADT.sci_interrupt, 0, 0, |
1208 | acpi_gbl_FADT.sci_interrupt); | |
1da177e4 | 1209 | |
af901ca1 | 1210 | /* Fill in identity legacy mappings where no override */ |
1da177e4 LT |
1211 | mp_config_acpi_legacy_irqs(); |
1212 | ||
4be44fcd | 1213 | count = |
5f3b1a8b | 1214 | acpi_table_parse_madt(ACPI_MADT_TYPE_NMI_SOURCE, acpi_parse_nmi_src, |
71f521bb | 1215 | nr_irqs); |
1da177e4 LT |
1216 | if (count < 0) { |
1217 | printk(KERN_ERR PREFIX "Error parsing NMI SRC entry\n"); | |
1218 | /* TBD: Cleanup to allow fallback to MPS */ | |
1219 | return count; | |
1220 | } | |
1221 | ||
1222 | return 0; | |
1223 | } | |
1224 | #else | |
1225 | static inline int acpi_parse_madt_ioapic_entries(void) | |
1226 | { | |
1227 | return -1; | |
1228 | } | |
8466361a | 1229 | #endif /* !CONFIG_X86_IO_APIC */ |
1da177e4 | 1230 | |
cbf9bd60 YL |
1231 | static void __init early_acpi_process_madt(void) |
1232 | { | |
1233 | #ifdef CONFIG_X86_LOCAL_APIC | |
1234 | int error; | |
1235 | ||
1236 | if (!acpi_table_parse(ACPI_SIG_MADT, acpi_parse_madt)) { | |
1237 | ||
1238 | /* | |
1239 | * Parse MADT LAPIC entries | |
1240 | */ | |
1241 | error = early_acpi_parse_madt_lapic_addr_ovr(); | |
1242 | if (!error) { | |
1243 | acpi_lapic = 1; | |
1244 | smp_found_config = 1; | |
1245 | } | |
1246 | if (error == -EINVAL) { | |
1247 | /* | |
1248 | * Dell Precision Workstation 410, 610 come here. | |
1249 | */ | |
1250 | printk(KERN_ERR PREFIX | |
1251 | "Invalid BIOS MADT, disabling ACPI\n"); | |
1252 | disable_acpi(); | |
1253 | } | |
1254 | } | |
1255 | #endif | |
1256 | } | |
1257 | ||
4be44fcd | 1258 | static void __init acpi_process_madt(void) |
1da177e4 LT |
1259 | { |
1260 | #ifdef CONFIG_X86_LOCAL_APIC | |
7f8f97c3 | 1261 | int error; |
1da177e4 | 1262 | |
7f8f97c3 | 1263 | if (!acpi_table_parse(ACPI_SIG_MADT, acpi_parse_madt)) { |
1da177e4 LT |
1264 | |
1265 | /* | |
1266 | * Parse MADT LAPIC entries | |
1267 | */ | |
1268 | error = acpi_parse_madt_lapic_entries(); | |
1269 | if (!error) { | |
1270 | acpi_lapic = 1; | |
1271 | ||
1272 | /* | |
1273 | * Parse MADT IO-APIC entries | |
1274 | */ | |
1275 | error = acpi_parse_madt_ioapic_entries(); | |
1276 | if (!error) { | |
2f065aef | 1277 | acpi_set_irq_model_ioapic(); |
1da177e4 LT |
1278 | |
1279 | smp_found_config = 1; | |
1da177e4 LT |
1280 | } |
1281 | } | |
1282 | if (error == -EINVAL) { | |
1283 | /* | |
1284 | * Dell Precision Workstation 410, 610 come here. | |
1285 | */ | |
4be44fcd LB |
1286 | printk(KERN_ERR PREFIX |
1287 | "Invalid BIOS MADT, disabling ACPI\n"); | |
1da177e4 LT |
1288 | disable_acpi(); |
1289 | } | |
7b37b5fd LB |
1290 | } else { |
1291 | /* | |
1292 | * ACPI found no MADT, and so ACPI wants UP PIC mode. | |
1293 | * In the event an MPS table was found, forget it. | |
1294 | * Boot with "acpi=off" to use MPS on such a system. | |
1295 | */ | |
1296 | if (smp_found_config) { | |
1297 | printk(KERN_WARNING PREFIX | |
1298 | "No APIC-table, disabling MPS\n"); | |
1299 | smp_found_config = 0; | |
1300 | } | |
1da177e4 | 1301 | } |
69b88afa YL |
1302 | |
1303 | /* | |
1304 | * ACPI supports both logical (e.g. Hyper-Threading) and physical | |
1305 | * processors, where MPS only supports physical. | |
1306 | */ | |
1307 | if (acpi_lapic && acpi_ioapic) | |
1308 | printk(KERN_INFO "Using ACPI (MADT) for SMP configuration " | |
1309 | "information\n"); | |
1310 | else if (acpi_lapic) | |
1311 | printk(KERN_INFO "Using ACPI for processor (LAPIC) " | |
1312 | "configuration information\n"); | |
1da177e4 LT |
1313 | #endif |
1314 | return; | |
1315 | } | |
1316 | ||
1855256c | 1317 | static int __init disable_acpi_irq(const struct dmi_system_id *d) |
aea00143 AP |
1318 | { |
1319 | if (!acpi_force) { | |
1320 | printk(KERN_NOTICE "%s detected: force use of acpi=noirq\n", | |
1321 | d->ident); | |
1322 | acpi_noirq_set(); | |
1323 | } | |
1324 | return 0; | |
1325 | } | |
1326 | ||
1855256c | 1327 | static int __init disable_acpi_pci(const struct dmi_system_id *d) |
aea00143 AP |
1328 | { |
1329 | if (!acpi_force) { | |
1330 | printk(KERN_NOTICE "%s detected: force use of pci=noacpi\n", | |
1331 | d->ident); | |
1332 | acpi_disable_pci(); | |
1333 | } | |
1334 | return 0; | |
1335 | } | |
aea00143 | 1336 | |
1855256c | 1337 | static int __init dmi_disable_acpi(const struct dmi_system_id *d) |
aea00143 AP |
1338 | { |
1339 | if (!acpi_force) { | |
4be44fcd | 1340 | printk(KERN_NOTICE "%s detected: acpi off\n", d->ident); |
aea00143 AP |
1341 | disable_acpi(); |
1342 | } else { | |
1343 | printk(KERN_NOTICE | |
1344 | "Warning: DMI blacklist says broken, but acpi forced\n"); | |
1345 | } | |
1346 | return 0; | |
1347 | } | |
1348 | ||
e2079c43 RW |
1349 | /* |
1350 | * Force ignoring BIOS IRQ0 pin2 override | |
1351 | */ | |
1352 | static int __init dmi_ignore_irq0_timer_override(const struct dmi_system_id *d) | |
1353 | { | |
8d89adf4 IM |
1354 | /* |
1355 | * The ati_ixp4x0_rev() early PCI quirk should have set | |
1356 | * the acpi_skip_timer_override flag already: | |
1357 | */ | |
1358 | if (!acpi_skip_timer_override) { | |
1359 | WARN(1, KERN_ERR "ati_ixp4x0 quirk not complete.\n"); | |
1360 | pr_notice("%s detected: Ignoring BIOS IRQ0 pin2 override\n", | |
1361 | d->ident); | |
1362 | acpi_skip_timer_override = 1; | |
1363 | } | |
e2079c43 RW |
1364 | return 0; |
1365 | } | |
1366 | ||
aea00143 AP |
1367 | /* |
1368 | * If your system is blacklisted here, but you find that acpi=force | |
5b4c0b6f | 1369 | * works for you, please contact linux-acpi@vger.kernel.org |
aea00143 AP |
1370 | */ |
1371 | static struct dmi_system_id __initdata acpi_dmi_table[] = { | |
1372 | /* | |
1373 | * Boxes that need ACPI disabled | |
1374 | */ | |
1375 | { | |
4be44fcd LB |
1376 | .callback = dmi_disable_acpi, |
1377 | .ident = "IBM Thinkpad", | |
1378 | .matches = { | |
1379 | DMI_MATCH(DMI_BOARD_VENDOR, "IBM"), | |
1380 | DMI_MATCH(DMI_BOARD_NAME, "2629H1G"), | |
1381 | }, | |
1382 | }, | |
aea00143 | 1383 | |
aea00143 AP |
1384 | /* |
1385 | * Boxes that need ACPI PCI IRQ routing disabled | |
1386 | */ | |
1387 | { | |
4be44fcd LB |
1388 | .callback = disable_acpi_irq, |
1389 | .ident = "ASUS A7V", | |
1390 | .matches = { | |
1391 | DMI_MATCH(DMI_BOARD_VENDOR, "ASUSTeK Computer INC"), | |
1392 | DMI_MATCH(DMI_BOARD_NAME, "<A7V>"), | |
1393 | /* newer BIOS, Revision 1011, does work */ | |
1394 | DMI_MATCH(DMI_BIOS_VERSION, | |
1395 | "ASUS A7V ACPI BIOS Revision 1007"), | |
1396 | }, | |
1397 | }, | |
74586fca LB |
1398 | { |
1399 | /* | |
1400 | * Latest BIOS for IBM 600E (1.16) has bad pcinum | |
1401 | * for LPC bridge, which is needed for the PCI | |
1402 | * interrupt links to work. DSDT fix is in bug 5966. | |
1403 | * 2645, 2646 model numbers are shared with 600/600E/600X | |
1404 | */ | |
1405 | .callback = disable_acpi_irq, | |
1406 | .ident = "IBM Thinkpad 600 Series 2645", | |
1407 | .matches = { | |
1408 | DMI_MATCH(DMI_BOARD_VENDOR, "IBM"), | |
1409 | DMI_MATCH(DMI_BOARD_NAME, "2645"), | |
1410 | }, | |
1411 | }, | |
1412 | { | |
1413 | .callback = disable_acpi_irq, | |
1414 | .ident = "IBM Thinkpad 600 Series 2646", | |
1415 | .matches = { | |
1416 | DMI_MATCH(DMI_BOARD_VENDOR, "IBM"), | |
1417 | DMI_MATCH(DMI_BOARD_NAME, "2646"), | |
1418 | }, | |
1419 | }, | |
aea00143 AP |
1420 | /* |
1421 | * Boxes that need ACPI PCI IRQ routing and PCI scan disabled | |
1422 | */ | |
4be44fcd LB |
1423 | { /* _BBN 0 bug */ |
1424 | .callback = disable_acpi_pci, | |
1425 | .ident = "ASUS PR-DLS", | |
1426 | .matches = { | |
1427 | DMI_MATCH(DMI_BOARD_VENDOR, "ASUSTeK Computer INC."), | |
1428 | DMI_MATCH(DMI_BOARD_NAME, "PR-DLS"), | |
1429 | DMI_MATCH(DMI_BIOS_VERSION, | |
1430 | "ASUS PR-DLS ACPI BIOS Revision 1010"), | |
1431 | DMI_MATCH(DMI_BIOS_DATE, "03/21/2003") | |
1432 | }, | |
1433 | }, | |
aea00143 | 1434 | { |
4be44fcd LB |
1435 | .callback = disable_acpi_pci, |
1436 | .ident = "Acer TravelMate 36x Laptop", | |
1437 | .matches = { | |
1438 | DMI_MATCH(DMI_SYS_VENDOR, "Acer"), | |
1439 | DMI_MATCH(DMI_PRODUCT_NAME, "TravelMate 360"), | |
1440 | }, | |
1441 | }, | |
35af2821 AH |
1442 | {} |
1443 | }; | |
1444 | ||
1445 | /* second table for DMI checks that should run after early-quirks */ | |
1446 | static struct dmi_system_id __initdata acpi_dmi_table_late[] = { | |
e2079c43 RW |
1447 | /* |
1448 | * HP laptops which use a DSDT reporting as HP/SB400/10000, | |
1449 | * which includes some code which overrides all temperature | |
1450 | * trip points to 16C if the INTIN2 input of the I/O APIC | |
1451 | * is enabled. This input is incorrectly designated the | |
1452 | * ISA IRQ 0 via an interrupt source override even though | |
1453 | * it is wired to the output of the master 8259A and INTIN0 | |
1454 | * is not connected at all. Force ignoring BIOS IRQ0 pin2 | |
1455 | * override in that cases. | |
1456 | */ | |
e84956f9 RW |
1457 | { |
1458 | .callback = dmi_ignore_irq0_timer_override, | |
1459 | .ident = "HP nx6115 laptop", | |
1460 | .matches = { | |
1461 | DMI_MATCH(DMI_SYS_VENDOR, "Hewlett-Packard"), | |
1462 | DMI_MATCH(DMI_PRODUCT_NAME, "HP Compaq nx6115"), | |
1463 | }, | |
1464 | }, | |
e2079c43 RW |
1465 | { |
1466 | .callback = dmi_ignore_irq0_timer_override, | |
1467 | .ident = "HP NX6125 laptop", | |
1468 | .matches = { | |
1469 | DMI_MATCH(DMI_SYS_VENDOR, "Hewlett-Packard"), | |
1470 | DMI_MATCH(DMI_PRODUCT_NAME, "HP Compaq nx6125"), | |
1471 | }, | |
1472 | }, | |
1473 | { | |
1474 | .callback = dmi_ignore_irq0_timer_override, | |
1475 | .ident = "HP NX6325 laptop", | |
1476 | .matches = { | |
1477 | DMI_MATCH(DMI_SYS_VENDOR, "Hewlett-Packard"), | |
1478 | DMI_MATCH(DMI_PRODUCT_NAME, "HP Compaq nx6325"), | |
1479 | }, | |
1480 | }, | |
e84956f9 RW |
1481 | { |
1482 | .callback = dmi_ignore_irq0_timer_override, | |
1483 | .ident = "HP 6715b laptop", | |
1484 | .matches = { | |
1485 | DMI_MATCH(DMI_SYS_VENDOR, "Hewlett-Packard"), | |
1486 | DMI_MATCH(DMI_PRODUCT_NAME, "HP Compaq 6715b"), | |
1487 | }, | |
1488 | }, | |
4be44fcd | 1489 | {} |
aea00143 AP |
1490 | }; |
1491 | ||
1da177e4 LT |
1492 | /* |
1493 | * acpi_boot_table_init() and acpi_boot_init() | |
1494 | * called from setup_arch(), always. | |
1495 | * 1. checksums all tables | |
1496 | * 2. enumerates lapics | |
1497 | * 3. enumerates io-apics | |
1498 | * | |
1499 | * acpi_table_init() is separate to allow reading SRAT without | |
1500 | * other side effects. | |
1501 | * | |
1502 | * side effects of acpi_boot_init: | |
1503 | * acpi_lapic = 1 if LAPIC found | |
1504 | * acpi_ioapic = 1 if IOAPIC found | |
1505 | * if (acpi_lapic && acpi_ioapic) smp_found_config = 1; | |
1506 | * if acpi_blacklisted() acpi_disabled = 1; | |
1507 | * acpi_irq_model=... | |
1508 | * ... | |
1da177e4 LT |
1509 | */ |
1510 | ||
8558e394 | 1511 | void __init acpi_boot_table_init(void) |
1da177e4 | 1512 | { |
aea00143 | 1513 | dmi_check_system(acpi_dmi_table); |
aea00143 | 1514 | |
1da177e4 LT |
1515 | /* |
1516 | * If acpi_disabled, bail out | |
1da177e4 | 1517 | */ |
68ca4069 | 1518 | if (acpi_disabled) |
8558e394 | 1519 | return; |
1da177e4 | 1520 | |
5f3b1a8b | 1521 | /* |
1da177e4 LT |
1522 | * Initialize the ACPI boot-time table parser. |
1523 | */ | |
8558e394 | 1524 | if (acpi_table_init()) { |
1da177e4 | 1525 | disable_acpi(); |
8558e394 | 1526 | return; |
1da177e4 | 1527 | } |
1da177e4 | 1528 | |
5f3b1a8b | 1529 | acpi_table_parse(ACPI_SIG_BOOT, acpi_parse_sbf); |
1da177e4 LT |
1530 | |
1531 | /* | |
1532 | * blacklist may disable ACPI entirely | |
1533 | */ | |
8558e394 | 1534 | if (acpi_blacklisted()) { |
1da177e4 LT |
1535 | if (acpi_force) { |
1536 | printk(KERN_WARNING PREFIX "acpi=force override\n"); | |
1537 | } else { | |
1538 | printk(KERN_WARNING PREFIX "Disabling ACPI support\n"); | |
1539 | disable_acpi(); | |
8558e394 | 1540 | return; |
1da177e4 LT |
1541 | } |
1542 | } | |
cbf9bd60 YL |
1543 | } |
1544 | ||
1545 | int __init early_acpi_boot_init(void) | |
1546 | { | |
1547 | /* | |
1548 | * If acpi_disabled, bail out | |
cbf9bd60 | 1549 | */ |
68ca4069 | 1550 | if (acpi_disabled) |
cbf9bd60 YL |
1551 | return 1; |
1552 | ||
1553 | /* | |
1554 | * Process the Multiple APIC Description Table (MADT), if present | |
1555 | */ | |
1556 | early_acpi_process_madt(); | |
1da177e4 LT |
1557 | |
1558 | return 0; | |
1559 | } | |
1560 | ||
1da177e4 LT |
1561 | int __init acpi_boot_init(void) |
1562 | { | |
35af2821 AH |
1563 | /* those are executed after early-quirks are executed */ |
1564 | dmi_check_system(acpi_dmi_table_late); | |
1565 | ||
1da177e4 LT |
1566 | /* |
1567 | * If acpi_disabled, bail out | |
1da177e4 | 1568 | */ |
68ca4069 | 1569 | if (acpi_disabled) |
4be44fcd | 1570 | return 1; |
1da177e4 | 1571 | |
5f3b1a8b | 1572 | acpi_table_parse(ACPI_SIG_BOOT, acpi_parse_sbf); |
1da177e4 LT |
1573 | |
1574 | /* | |
1575 | * set sci_int and PM timer address | |
1576 | */ | |
ceb6c468 | 1577 | acpi_table_parse(ACPI_SIG_FADT, acpi_parse_fadt); |
1da177e4 LT |
1578 | |
1579 | /* | |
1580 | * Process the Multiple APIC Description Table (MADT), if present | |
1581 | */ | |
1582 | acpi_process_madt(); | |
1583 | ||
5f3b1a8b | 1584 | acpi_table_parse(ACPI_SIG_HPET, acpi_parse_hpet); |
1da177e4 | 1585 | |
b72d0db9 TG |
1586 | if (!acpi_noirq) |
1587 | x86_init.pci.init = pci_acpi_init; | |
1588 | ||
1da177e4 LT |
1589 | return 0; |
1590 | } | |
1a3f239d RR |
1591 | |
1592 | static int __init parse_acpi(char *arg) | |
1593 | { | |
1594 | if (!arg) | |
1595 | return -EINVAL; | |
1596 | ||
1597 | /* "acpi=off" disables both ACPI table parsing and interpreter */ | |
1598 | if (strcmp(arg, "off") == 0) { | |
1599 | disable_acpi(); | |
1600 | } | |
1601 | /* acpi=force to over-ride black-list */ | |
1602 | else if (strcmp(arg, "force") == 0) { | |
1603 | acpi_force = 1; | |
1a3f239d RR |
1604 | acpi_disabled = 0; |
1605 | } | |
1606 | /* acpi=strict disables out-of-spec workarounds */ | |
1607 | else if (strcmp(arg, "strict") == 0) { | |
1608 | acpi_strict = 1; | |
1609 | } | |
237889bf ZY |
1610 | /* acpi=rsdt use RSDT instead of XSDT */ |
1611 | else if (strcmp(arg, "rsdt") == 0) { | |
1612 | acpi_rsdt_forced = 1; | |
1613 | } | |
1a3f239d RR |
1614 | /* "acpi=noirq" disables ACPI interrupt routing */ |
1615 | else if (strcmp(arg, "noirq") == 0) { | |
1616 | acpi_noirq_set(); | |
aa2110cb LM |
1617 | } |
1618 | /* "acpi=copy_dsdt" copys DSDT */ | |
1619 | else if (strcmp(arg, "copy_dsdt") == 0) { | |
1620 | acpi_gbl_copy_dsdt_locally = 1; | |
1a3f239d RR |
1621 | } else { |
1622 | /* Core will printk when we return error. */ | |
1623 | return -EINVAL; | |
1624 | } | |
1625 | return 0; | |
1626 | } | |
1627 | early_param("acpi", parse_acpi); | |
1628 | ||
1629 | /* FIXME: Using pci= for an ACPI parameter is a travesty. */ | |
1630 | static int __init parse_pci(char *arg) | |
1631 | { | |
1632 | if (arg && strcmp(arg, "noacpi") == 0) | |
1633 | acpi_disable_pci(); | |
1634 | return 0; | |
1635 | } | |
1636 | early_param("pci", parse_pci); | |
1637 | ||
3c999f14 YL |
1638 | int __init acpi_mps_check(void) |
1639 | { | |
1640 | #if defined(CONFIG_X86_LOCAL_APIC) && !defined(CONFIG_X86_MPPARSE) | |
1641 | /* mptable code is not built-in*/ | |
1642 | if (acpi_disabled || acpi_noirq) { | |
1643 | printk(KERN_WARNING "MPS support code is not built-in.\n" | |
1644 | "Using acpi=off or acpi=noirq or pci=noacpi " | |
1645 | "may have problem\n"); | |
1646 | return 1; | |
1647 | } | |
1648 | #endif | |
1649 | return 0; | |
1650 | } | |
1651 | ||
1a3f239d RR |
1652 | #ifdef CONFIG_X86_IO_APIC |
1653 | static int __init parse_acpi_skip_timer_override(char *arg) | |
1654 | { | |
1655 | acpi_skip_timer_override = 1; | |
1656 | return 0; | |
1657 | } | |
1658 | early_param("acpi_skip_timer_override", parse_acpi_skip_timer_override); | |
fa18f477 AK |
1659 | |
1660 | static int __init parse_acpi_use_timer_override(char *arg) | |
1661 | { | |
1662 | acpi_use_timer_override = 1; | |
1663 | return 0; | |
1664 | } | |
1665 | early_param("acpi_use_timer_override", parse_acpi_use_timer_override); | |
1a3f239d RR |
1666 | #endif /* CONFIG_X86_IO_APIC */ |
1667 | ||
1668 | static int __init setup_acpi_sci(char *s) | |
1669 | { | |
1670 | if (!s) | |
1671 | return -EINVAL; | |
1672 | if (!strcmp(s, "edge")) | |
5f3b1a8b AS |
1673 | acpi_sci_flags = ACPI_MADT_TRIGGER_EDGE | |
1674 | (acpi_sci_flags & ~ACPI_MADT_TRIGGER_MASK); | |
1a3f239d | 1675 | else if (!strcmp(s, "level")) |
5f3b1a8b AS |
1676 | acpi_sci_flags = ACPI_MADT_TRIGGER_LEVEL | |
1677 | (acpi_sci_flags & ~ACPI_MADT_TRIGGER_MASK); | |
1a3f239d | 1678 | else if (!strcmp(s, "high")) |
5f3b1a8b AS |
1679 | acpi_sci_flags = ACPI_MADT_POLARITY_ACTIVE_HIGH | |
1680 | (acpi_sci_flags & ~ACPI_MADT_POLARITY_MASK); | |
1a3f239d | 1681 | else if (!strcmp(s, "low")) |
5f3b1a8b AS |
1682 | acpi_sci_flags = ACPI_MADT_POLARITY_ACTIVE_LOW | |
1683 | (acpi_sci_flags & ~ACPI_MADT_POLARITY_MASK); | |
1a3f239d RR |
1684 | else |
1685 | return -EINVAL; | |
1686 | return 0; | |
1687 | } | |
1688 | early_param("acpi_sci", setup_acpi_sci); | |
d0a9081b AM |
1689 | |
1690 | int __acpi_acquire_global_lock(unsigned int *lock) | |
1691 | { | |
1692 | unsigned int old, new, val; | |
1693 | do { | |
1694 | old = *lock; | |
1695 | new = (((old & ~0x3) + 2) + ((old >> 1) & 0x1)); | |
1696 | val = cmpxchg(lock, old, new); | |
1697 | } while (unlikely (val != old)); | |
1698 | return (new < 3) ? -1 : 0; | |
1699 | } | |
1700 | ||
1701 | int __acpi_release_global_lock(unsigned int *lock) | |
1702 | { | |
1703 | unsigned int old, new, val; | |
1704 | do { | |
1705 | old = *lock; | |
1706 | new = old & ~0x3; | |
1707 | val = cmpxchg(lock, old, new); | |
1708 | } while (unlikely (val != old)); | |
1709 | return old & 0x1; | |
1710 | } |