KVM: emulator: Fix io permission checking for 64bit guest
[linux-2.6-block.git] / arch / x86 / include / asm / pci.h
CommitLineData
1965aae3
PA
1#ifndef _ASM_X86_PCI_H
2#define _ASM_X86_PCI_H
f3e6f164
GKH
3
4#include <linux/mm.h> /* for struct page */
5#include <linux/types.h>
6#include <linux/slab.h>
7#include <linux/string.h>
8#include <asm/scatterlist.h>
9#include <asm/io.h>
294ee6f8 10#include <asm/x86_init.h>
f3e6f164 11
f3e6f164
GKH
12#ifdef __KERNEL__
13
14struct pci_sysdata {
15 int domain; /* PCI domain */
16 int node; /* NUMA node */
17#ifdef CONFIG_X86_64
69bdb7bc 18 void *iommu; /* IOMMU private data */
f3e6f164
GKH
19#endif
20};
21
07156509 22extern int pci_routeirq;
a9322f64 23extern int noioapicquirk;
41b9eb26 24extern int noioapicreroute;
07156509 25
f3e6f164 26/* scan a bus after allocating a pci_sysdata for it */
871d5f8d
YL
27extern struct pci_bus *pci_scan_bus_on_node(int busno, struct pci_ops *ops,
28 int node);
f3e6f164
GKH
29extern struct pci_bus *pci_scan_bus_with_sysdata(int busno);
30
23b90cfd
JB
31#ifdef CONFIG_PCI
32
33#ifdef CONFIG_PCI_DOMAINS
f3e6f164
GKH
34static inline int pci_domain_nr(struct pci_bus *bus)
35{
36 struct pci_sysdata *sd = bus->sysdata;
37 return sd->domain;
38}
39
40static inline int pci_proc_domain(struct pci_bus *bus)
41{
42 return pci_domain_nr(bus);
43}
23b90cfd 44#endif
f3e6f164
GKH
45
46/* Can be used to override the logic in pci_scan_bus for skipping
47 already-configured bus numbers - to be used for buggy BIOSes
48 or architectures with incomplete PCI setup by the loader */
49
f3e6f164 50extern unsigned int pcibios_assign_all_busses(void);
b72d0db9
TG
51extern int pci_legacy_init(void);
52# ifdef CONFIG_ACPI
53# define x86_default_pci_init pci_acpi_init
54# else
55# define x86_default_pci_init pci_legacy_init
56# endif
f3e6f164 57#else
b72d0db9
TG
58# define pcibios_assign_all_busses() 0
59# define x86_default_pci_init NULL
f3e6f164 60#endif
f3e6f164
GKH
61
62extern unsigned long pci_mem_start;
63#define PCIBIOS_MIN_IO 0x1000
64#define PCIBIOS_MIN_MEM (pci_mem_start)
65
66#define PCIBIOS_MIN_CARDBUS_IO 0x4000
67
5bd5a452 68extern int pcibios_enabled;
f3e6f164 69void pcibios_config_init(void);
69bdb7bc 70struct pci_bus *pcibios_scan_root(int bus);
f3e6f164
GKH
71
72void pcibios_set_master(struct pci_dev *dev);
73void pcibios_penalize_isa_irq(int irq, int active);
74struct irq_routing_table *pcibios_get_irq_routing_table(void);
75int pcibios_set_irq_routing(struct pci_dev *dev, int pin, int irq);
76
77
78#define HAVE_PCI_MMAP
79extern int pci_mmap_page_range(struct pci_dev *dev, struct vm_area_struct *vma,
69bdb7bc
JP
80 enum pci_mmap_state mmap_state,
81 int write_combine);
f3e6f164
GKH
82
83
84#ifdef CONFIG_PCI
376ff035 85extern void early_quirks(void);
f3e6f164
GKH
86static inline void pci_dma_burst_advice(struct pci_dev *pdev,
87 enum pci_dma_burst_strategy *strat,
88 unsigned long *strategy_parameter)
89{
90 *strat = PCI_DMA_BURST_INFINITY;
91 *strategy_parameter = ~0UL;
92}
376ff035
TG
93#else
94static inline void early_quirks(void) { }
f3e6f164
GKH
95#endif
96
cfb80c9e
JF
97extern void pci_iommu_alloc(void);
98
294ee6f8
SS
99#ifdef CONFIG_PCI_MSI
100/* MSI arch specific hooks */
101static inline int x86_setup_msi_irqs(struct pci_dev *dev, int nvec, int type)
102{
103 return x86_msi.setup_msi_irqs(dev, nvec, type);
104}
105
106static inline void x86_teardown_msi_irqs(struct pci_dev *dev)
107{
108 x86_msi.teardown_msi_irqs(dev);
109}
110
111static inline void x86_teardown_msi_irq(unsigned int irq)
112{
113 x86_msi.teardown_msi_irq(irq);
114}
115#define arch_setup_msi_irqs x86_setup_msi_irqs
116#define arch_teardown_msi_irqs x86_teardown_msi_irqs
117#define arch_teardown_msi_irq x86_teardown_msi_irq
118/* implemented in arch/x86/kernel/apic/io_apic. */
119int native_setup_msi_irqs(struct pci_dev *dev, int nvec, int type);
120void native_teardown_msi_irq(unsigned int irq);
121/* default to the implementation in drivers/lib/msi.c */
122#define HAVE_DEFAULT_MSI_TEARDOWN_IRQS
123void default_teardown_msi_irqs(struct pci_dev *dev);
124#else
125#define native_setup_msi_irqs NULL
126#define native_teardown_msi_irq NULL
127#define default_teardown_msi_irqs NULL
128#endif
11df1f05 129
67796bf7
JR
130#define PCI_DMA_BUS_IS_PHYS (dma_ops->is_phys)
131
67796bf7
JR
132#endif /* __KERNEL__ */
133
134#ifdef CONFIG_X86_64
135#include "pci_64.h"
f3e6f164
GKH
136#endif
137
c252a5bb
YL
138void dma32_reserve_bootmem(void);
139
f3e6f164
GKH
140/* implement the pci_ DMA API in terms of the generic device dma_ one */
141#include <asm-generic/pci-dma-compat.h>
142
143/* generic pci stuff */
144#include <asm-generic/pci.h>
1f82de10 145#define PCIBIOS_MAX_MEM_32 0xffffffff
f3e6f164 146
b4ea9299
TG
147#ifdef CONFIG_NUMA
148/* Returns the node based on pci bus */
393d68fb 149static inline int __pcibus_to_node(const struct pci_bus *bus)
b4ea9299 150{
393d68fb 151 const struct pci_sysdata *sd = bus->sysdata;
b4ea9299
TG
152
153 return sd->node;
154}
f3e6f164 155
393d68fb
RR
156static inline const struct cpumask *
157cpumask_of_pcibus(const struct pci_bus *bus)
158{
7715a1e8
DR
159 int node;
160
161 node = __pcibus_to_node(bus);
162 return (node == -1) ? cpu_online_mask :
163 cpumask_of_node(node);
393d68fb 164}
b4ea9299 165#endif
f3e6f164 166
1965aae3 167#endif /* _ASM_X86_PCI_H */