Commit | Line | Data |
---|---|---|
b2441318 | 1 | /* SPDX-License-Identifier: GPL-2.0 */ |
1965aae3 PA |
2 | #ifndef _ASM_X86_DMA_MAPPING_H |
3 | #define _ASM_X86_DMA_MAPPING_H | |
6f536635 GC |
4 | |
5 | /* | |
395cf969 | 6 | * IOMMU interface. See Documentation/DMA-API-HOWTO.txt and |
5872fb94 | 7 | * Documentation/DMA-API.txt for documentation. |
6f536635 GC |
8 | */ |
9 | ||
d7002857 | 10 | #include <linux/kmemcheck.h> |
6f536635 | 11 | #include <linux/scatterlist.h> |
2118d0c5 | 12 | #include <linux/dma-debug.h> |
6f536635 GC |
13 | #include <asm/io.h> |
14 | #include <asm/swiotlb.h> | |
0a2b9a6e | 15 | #include <linux/dma-contiguous.h> |
c7753208 | 16 | #include <linux/mem_encrypt.h> |
6f536635 | 17 | |
eb647138 JB |
18 | #ifdef CONFIG_ISA |
19 | # define ISA_DMA_BIT_MASK DMA_BIT_MASK(24) | |
20 | #else | |
21 | # define ISA_DMA_BIT_MASK DMA_BIT_MASK(32) | |
22 | #endif | |
23 | ||
b7107a3d | 24 | extern int iommu_merge; |
6c505ce3 | 25 | extern struct device x86_dma_fallback_dev; |
b7107a3d | 26 | extern int panic_on_overflow; |
7c183416 | 27 | |
5299709d | 28 | extern const struct dma_map_ops *dma_ops; |
160c1d8e | 29 | |
815dd187 | 30 | static inline const struct dma_map_ops *get_arch_dma_ops(struct bus_type *bus) |
c786df08 | 31 | { |
8d8bb39b | 32 | return dma_ops; |
8d8bb39b FT |
33 | } |
34 | ||
6894258e CH |
35 | bool arch_dma_alloc_attrs(struct device **dev, gfp_t *gfp); |
36 | #define arch_dma_alloc_attrs arch_dma_alloc_attrs | |
37 | ||
9f6ac577 | 38 | extern void *dma_generic_alloc_coherent(struct device *dev, size_t size, |
baa676fc | 39 | dma_addr_t *dma_addr, gfp_t flag, |
00085f1e | 40 | unsigned long attrs); |
9f6ac577 | 41 | |
0a2b9a6e MS |
42 | extern void dma_generic_free_coherent(struct device *dev, size_t size, |
43 | void *vaddr, dma_addr_t dma_addr, | |
00085f1e | 44 | unsigned long attrs); |
0a2b9a6e | 45 | |
f7219a53 AR |
46 | #ifdef CONFIG_X86_DMA_REMAP /* Platform code defines bridge-specific code */ |
47 | extern bool dma_capable(struct device *dev, dma_addr_t addr, size_t size); | |
48 | extern dma_addr_t phys_to_dma(struct device *dev, phys_addr_t paddr); | |
49 | extern phys_addr_t dma_to_phys(struct device *dev, dma_addr_t daddr); | |
50 | #else | |
51 | ||
99becaca FT |
52 | static inline bool dma_capable(struct device *dev, dma_addr_t addr, size_t size) |
53 | { | |
54 | if (!dev->dma_mask) | |
55 | return 0; | |
56 | ||
ac2b3e67 | 57 | return addr + size - 1 <= *dev->dma_mask; |
99becaca FT |
58 | } |
59 | ||
8d4f5339 FT |
60 | static inline dma_addr_t phys_to_dma(struct device *dev, phys_addr_t paddr) |
61 | { | |
c7753208 | 62 | return __sme_set(paddr); |
8d4f5339 FT |
63 | } |
64 | ||
65 | static inline phys_addr_t dma_to_phys(struct device *dev, dma_addr_t daddr) | |
66 | { | |
c7753208 | 67 | return __sme_clr(daddr); |
8d4f5339 | 68 | } |
f7219a53 | 69 | #endif /* CONFIG_X86_DMA_REMAP */ |
8d4f5339 | 70 | |
3cb6a917 GC |
71 | static inline void |
72 | dma_cache_sync(struct device *dev, void *vaddr, size_t size, | |
73 | enum dma_data_direction dir) | |
74 | { | |
75 | flush_write_buffers(); | |
76 | } | |
ae17a63b | 77 | |
823e7e8c FT |
78 | static inline unsigned long dma_alloc_coherent_mask(struct device *dev, |
79 | gfp_t gfp) | |
80 | { | |
81 | unsigned long dma_mask = 0; | |
b7107a3d | 82 | |
823e7e8c FT |
83 | dma_mask = dev->coherent_dma_mask; |
84 | if (!dma_mask) | |
2f4f27d4 | 85 | dma_mask = (gfp & GFP_DMA) ? DMA_BIT_MASK(24) : DMA_BIT_MASK(32); |
823e7e8c FT |
86 | |
87 | return dma_mask; | |
88 | } | |
89 | ||
90 | static inline gfp_t dma_alloc_coherent_gfp_flags(struct device *dev, gfp_t gfp) | |
91 | { | |
92 | unsigned long dma_mask = dma_alloc_coherent_mask(dev, gfp); | |
93 | ||
2f4f27d4 | 94 | if (dma_mask <= DMA_BIT_MASK(24)) |
75bebb7f FT |
95 | gfp |= GFP_DMA; |
96 | #ifdef CONFIG_X86_64 | |
284901a9 | 97 | if (dma_mask <= DMA_BIT_MASK(32) && !(gfp & GFP_DMA)) |
823e7e8c FT |
98 | gfp |= GFP_DMA32; |
99 | #endif | |
100 | return gfp; | |
101 | } | |
102 | ||
6f536635 | 103 | #endif |