Merge tag 'intel-gpio-v6.10-1' of git://git.kernel.org/pub/scm/linux/kernel/git/andy...
[linux-2.6-block.git] / arch / x86 / include / asm / cpufeature.h
CommitLineData
b2441318 1/* SPDX-License-Identifier: GPL-2.0 */
1965aae3
PA
2#ifndef _ASM_X86_CPUFEATURE_H
3#define _ASM_X86_CPUFEATURE_H
7b11fb51 4
d5a581d8 5#include <asm/processor.h>
c3462ba9
IM
6
7#if defined(__KERNEL__) && !defined(__ASSEMBLY__)
8
a3c8acd0 9#include <asm/asm.h>
fa1408e4 10#include <linux/bitops.h>
2fe2a2c7 11#include <asm/alternative.h>
fa1408e4 12
39c06df4
BP
13enum cpuid_leafs
14{
15 CPUID_1_EDX = 0,
16 CPUID_8000_0001_EDX,
17 CPUID_8086_0001_EDX,
18 CPUID_LNX_1,
19 CPUID_1_ECX,
20 CPUID_C000_0001_EDX,
21 CPUID_8000_0001_ECX,
22 CPUID_LNX_2,
23 CPUID_LNX_3,
24 CPUID_7_0_EBX,
25 CPUID_D_1_EAX,
acec0ce0 26 CPUID_LNX_4,
b302e4b1 27 CPUID_7_1_EAX,
39c06df4
BP
28 CPUID_8000_0008_EBX,
29 CPUID_6_EAX,
30 CPUID_8000_000A_EDX,
dfb4a70f 31 CPUID_7_ECX,
71faad43 32 CPUID_8000_0007_EBX,
95ca0ee8 33 CPUID_7_EDX,
fb35d30f 34 CPUID_8000_001F_EAX,
8415a748 35 CPUID_8000_0021_EAX,
39c06df4
BP
36};
37
1625c833
BP
38#define X86_CAP_FMT_NUM "%d:%d"
39#define x86_cap_flag_num(flag) ((flag) >> 5), ((flag) & 31)
40
fa1408e4
PA
41extern const char * const x86_cap_flags[NCAPINTS*32];
42extern const char * const x86_power_flags[32];
9def39be
JT
43#define X86_CAP_FMT "%s"
44#define x86_cap_flag(flag) x86_cap_flags[flag]
fa1408e4 45
80a208bd
BP
46/*
47 * In order to save room, we index into this array by doing
48 * X86_BUG_<name> - NCAPINTS*32.
49 */
50extern const char * const x86_bug_flags[NBUGINTS*32];
51
0f8d2b92 52#define test_cpu_cap(c, bit) \
a6a5eb26 53 arch_test_bit(bit, (unsigned long *)((c)->x86_capability))
0f8d2b92 54
8eda072e
DH
55/*
56 * There are 32 bits/features in each mask word. The high bits
57 * (selected with (bit>>5) give us the word number and the low 5
58 * bits give us the bit/feature number inside the word.
59 * (1UL<<((bit)&31) gives us a mask for the feature_bit so we can
60 * see if it is set in the mask word.
61 */
62#define CHECK_BIT_IN_MASK_WORD(maskname, word, bit) \
63 (((bit)>>5)==(word) && (1UL<<((bit)&31) & maskname##word ))
64
cbb1133b
CJ
65/*
66 * {REQUIRED,DISABLED}_MASK_CHECK below may seem duplicated with the
67 * following BUILD_BUG_ON_ZERO() check but when NCAPINTS gets changed, all
68 * header macros which use NCAPINTS need to be changed. The duplicated macro
69 * use causes the compiler to issue errors for all headers so that all usage
70 * sites can be corrected.
71 */
8eda072e
DH
72#define REQUIRED_MASK_BIT_SET(feature_bit) \
73 ( CHECK_BIT_IN_MASK_WORD(REQUIRED_MASK, 0, feature_bit) || \
74 CHECK_BIT_IN_MASK_WORD(REQUIRED_MASK, 1, feature_bit) || \
75 CHECK_BIT_IN_MASK_WORD(REQUIRED_MASK, 2, feature_bit) || \
76 CHECK_BIT_IN_MASK_WORD(REQUIRED_MASK, 3, feature_bit) || \
77 CHECK_BIT_IN_MASK_WORD(REQUIRED_MASK, 4, feature_bit) || \
78 CHECK_BIT_IN_MASK_WORD(REQUIRED_MASK, 5, feature_bit) || \
79 CHECK_BIT_IN_MASK_WORD(REQUIRED_MASK, 6, feature_bit) || \
80 CHECK_BIT_IN_MASK_WORD(REQUIRED_MASK, 7, feature_bit) || \
81 CHECK_BIT_IN_MASK_WORD(REQUIRED_MASK, 8, feature_bit) || \
82 CHECK_BIT_IN_MASK_WORD(REQUIRED_MASK, 9, feature_bit) || \
83 CHECK_BIT_IN_MASK_WORD(REQUIRED_MASK, 10, feature_bit) || \
84 CHECK_BIT_IN_MASK_WORD(REQUIRED_MASK, 11, feature_bit) || \
85 CHECK_BIT_IN_MASK_WORD(REQUIRED_MASK, 12, feature_bit) || \
86 CHECK_BIT_IN_MASK_WORD(REQUIRED_MASK, 13, feature_bit) || \
87 CHECK_BIT_IN_MASK_WORD(REQUIRED_MASK, 14, feature_bit) || \
88 CHECK_BIT_IN_MASK_WORD(REQUIRED_MASK, 15, feature_bit) || \
89 CHECK_BIT_IN_MASK_WORD(REQUIRED_MASK, 16, feature_bit) || \
90 CHECK_BIT_IN_MASK_WORD(REQUIRED_MASK, 17, feature_bit) || \
95ca0ee8 91 CHECK_BIT_IN_MASK_WORD(REQUIRED_MASK, 18, feature_bit) || \
fb35d30f 92 CHECK_BIT_IN_MASK_WORD(REQUIRED_MASK, 19, feature_bit) || \
8415a748 93 CHECK_BIT_IN_MASK_WORD(REQUIRED_MASK, 20, feature_bit) || \
7f274e60 94 CHECK_BIT_IN_MASK_WORD(REQUIRED_MASK, 21, feature_bit) || \
8eda072e 95 REQUIRED_MASK_CHECK || \
7f274e60 96 BUILD_BUG_ON_ZERO(NCAPINTS != 22))
349c004e 97
8eda072e
DH
98#define DISABLED_MASK_BIT_SET(feature_bit) \
99 ( CHECK_BIT_IN_MASK_WORD(DISABLED_MASK, 0, feature_bit) || \
100 CHECK_BIT_IN_MASK_WORD(DISABLED_MASK, 1, feature_bit) || \
101 CHECK_BIT_IN_MASK_WORD(DISABLED_MASK, 2, feature_bit) || \
102 CHECK_BIT_IN_MASK_WORD(DISABLED_MASK, 3, feature_bit) || \
103 CHECK_BIT_IN_MASK_WORD(DISABLED_MASK, 4, feature_bit) || \
104 CHECK_BIT_IN_MASK_WORD(DISABLED_MASK, 5, feature_bit) || \
105 CHECK_BIT_IN_MASK_WORD(DISABLED_MASK, 6, feature_bit) || \
106 CHECK_BIT_IN_MASK_WORD(DISABLED_MASK, 7, feature_bit) || \
107 CHECK_BIT_IN_MASK_WORD(DISABLED_MASK, 8, feature_bit) || \
108 CHECK_BIT_IN_MASK_WORD(DISABLED_MASK, 9, feature_bit) || \
109 CHECK_BIT_IN_MASK_WORD(DISABLED_MASK, 10, feature_bit) || \
110 CHECK_BIT_IN_MASK_WORD(DISABLED_MASK, 11, feature_bit) || \
111 CHECK_BIT_IN_MASK_WORD(DISABLED_MASK, 12, feature_bit) || \
112 CHECK_BIT_IN_MASK_WORD(DISABLED_MASK, 13, feature_bit) || \
113 CHECK_BIT_IN_MASK_WORD(DISABLED_MASK, 14, feature_bit) || \
114 CHECK_BIT_IN_MASK_WORD(DISABLED_MASK, 15, feature_bit) || \
115 CHECK_BIT_IN_MASK_WORD(DISABLED_MASK, 16, feature_bit) || \
116 CHECK_BIT_IN_MASK_WORD(DISABLED_MASK, 17, feature_bit) || \
95ca0ee8 117 CHECK_BIT_IN_MASK_WORD(DISABLED_MASK, 18, feature_bit) || \
fb35d30f 118 CHECK_BIT_IN_MASK_WORD(DISABLED_MASK, 19, feature_bit) || \
8415a748 119 CHECK_BIT_IN_MASK_WORD(DISABLED_MASK, 20, feature_bit) || \
7f274e60 120 CHECK_BIT_IN_MASK_WORD(DISABLED_MASK, 21, feature_bit) || \
8eda072e 121 DISABLED_MASK_CHECK || \
7f274e60 122 BUILD_BUG_ON_ZERO(NCAPINTS != 22))
381aa07a 123
349c004e
CL
124#define cpu_has(c, bit) \
125 (__builtin_constant_p(bit) && REQUIRED_MASK_BIT_SET(bit) ? 1 : \
0f8d2b92
IM
126 test_cpu_cap(c, bit))
127
349c004e 128#define this_cpu_has(bit) \
f6027c81
JH
129 (__builtin_constant_p(bit) && REQUIRED_MASK_BIT_SET(bit) ? 1 : \
130 x86_this_cpu_test_bit(bit, \
131 (unsigned long __percpu *)&cpu_info.x86_capability))
349c004e 132
381aa07a
DH
133/*
134 * This macro is for detection of features which need kernel
135 * infrastructure to be used. It may *not* directly test the CPU
136 * itself. Use the cpu_has() family if you want true runtime
137 * testing of CPU features, like in hypervisor code where you are
138 * supporting a possible guest feature where host support for it
139 * is not relevant.
140 */
141#define cpu_feature_enabled(bit) \
f2cc8e07 142 (__builtin_constant_p(bit) && DISABLED_MASK_BIT_SET(bit) ? 0 : static_cpu_has(bit))
381aa07a 143
7b11fb51
PA
144#define boot_cpu_has(bit) cpu_has(&boot_cpu_data, bit)
145
53756d37 146#define set_cpu_cap(c, bit) set_bit(bit, (unsigned long *)((c)->x86_capability))
0b00de85
AK
147
148extern void setup_clear_cpu_cap(unsigned int bit);
149extern void clear_cpu_cap(struct cpuinfo_x86 *c, unsigned int bit);
150
404ee5b1
AK
151#define setup_force_cpu_cap(bit) do { \
152 set_cpu_cap(&boot_cpu_data, bit); \
3e0c3737 153 set_bit(bit, (unsigned long *)cpu_caps_set); \
404ee5b1 154} while (0)
53756d37 155
6cbd2171
TG
156#define setup_force_cpu_bug(bit) setup_force_cpu_cap(bit)
157
a3c8acd0 158/*
bfdd5a67
BP
159 * Static testing of CPU features. Used the same as boot_cpu_has(). It
160 * statically patches the target code for additional performance. Use
161 * static_cpu_has() only in fast paths, where every cycle counts. Which
162 * means that the boot_cpu_has() variant is already fast enough for the
163 * majority of cases and you should stick to using it as it is generally
164 * only two instructions: a RIP-relative MOV and a TEST.
05075036
PA
165 *
166 * Do not use an "m" constraint for [cap_byte] here: gcc doesn't know
167 * that this is only used on a fallback path and will sometimes cause
168 * it to manifest the address of boot_cpu_data in a register, fouling
169 * the mainline (post-initialization) code.
a3c8acd0 170 */
ae37a8cd 171static __always_inline bool _static_cpu_has(u16 bit)
4a90a99c 172{
4356e9f8 173 asm goto(
2fe2a2c7 174 ALTERNATIVE_TERNARY("jmp 6f", %P[feature], "", "jmp %l[t_no]")
05075036 175 ".pushsection .altinstr_aux,\"ax\"\n"
2fe2a2c7 176 "6:\n"
05075036 177 " testb %[bitnum]," _ASM_RIP(%P[cap_byte]) "\n"
2fe2a2c7
JG
178 " jnz %l[t_yes]\n"
179 " jmp %l[t_no]\n"
05075036 180 ".popsection\n"
3197b04b 181 : : [feature] "i" (bit),
3197b04b 182 [bitnum] "i" (1 << (bit & 7)),
05075036 183 [cap_byte] "i" (&((const char *)boot_cpu_data.x86_capability)[bit >> 3])
5355ccbe
PZ
184 : : t_yes, t_no);
185t_yes:
186 return true;
187t_no:
188 return false;
4a90a99c
BP
189}
190
bc696ca0 191#define static_cpu_has(bit) \
4a90a99c
BP
192( \
193 __builtin_constant_p(boot_cpu_has(bit)) ? \
194 boot_cpu_has(bit) : \
bc696ca0 195 _static_cpu_has(bit) \
4a90a99c 196)
a3c8acd0 197
9b13a93d
BP
198#define cpu_has_bug(c, bit) cpu_has(c, (bit))
199#define set_cpu_bug(c, bit) set_cpu_cap(c, (bit))
200#define clear_cpu_bug(c, bit) clear_cpu_cap(c, (bit))
65fc985b 201
9b13a93d 202#define static_cpu_has_bug(bit) static_cpu_has((bit))
9b13a93d 203#define boot_cpu_has_bug(bit) cpu_has_bug(&boot_cpu_data, (bit))
a588b983 204#define boot_cpu_set_bug(bit) set_cpu_cap(&boot_cpu_data, (bit))
65fc985b 205
9b13a93d
BP
206#define MAX_CPU_FEATURES (NCAPINTS * 32)
207#define cpu_have_feature boot_cpu_has
2b9c1f03 208
9b13a93d
BP
209#define CPU_FEATURE_TYPEFMT "x86,ven%04Xfam%04Xmod%04X"
210#define CPU_FEATURE_TYPEVAL boot_cpu_data.x86_vendor, boot_cpu_data.x86, \
211 boot_cpu_data.x86_model
2b9c1f03 212
c3462ba9 213#endif /* defined(__KERNEL__) && !defined(__ASSEMBLY__) */
1965aae3 214#endif /* _ASM_X86_CPUFEATURE_H */