Commit | Line | Data |
---|---|---|
b2441318 | 1 | // SPDX-License-Identifier: GPL-2.0 |
b00dc837 | 2 | /* |
1da177e4 LT |
3 | * linux/arch/sparc64/kernel/setup.c |
4 | * | |
5 | * Copyright (C) 1995,1996 David S. Miller (davem@caip.rutgers.edu) | |
6 | * Copyright (C) 1997 Jakub Jelinek (jj@sunsite.mff.cuni.cz) | |
7 | */ | |
8 | ||
9 | #include <linux/errno.h> | |
10 | #include <linux/sched.h> | |
11 | #include <linux/kernel.h> | |
12 | #include <linux/mm.h> | |
13 | #include <linux/stddef.h> | |
14 | #include <linux/unistd.h> | |
15 | #include <linux/ptrace.h> | |
1da177e4 LT |
16 | #include <asm/smp.h> |
17 | #include <linux/user.h> | |
894673ee | 18 | #include <linux/screen_info.h> |
1da177e4 | 19 | #include <linux/delay.h> |
1da177e4 LT |
20 | #include <linux/fs.h> |
21 | #include <linux/seq_file.h> | |
22 | #include <linux/syscalls.h> | |
23 | #include <linux/kdev_t.h> | |
24 | #include <linux/major.h> | |
25 | #include <linux/string.h> | |
26 | #include <linux/init.h> | |
27 | #include <linux/inet.h> | |
28 | #include <linux/console.h> | |
29 | #include <linux/root_dev.h> | |
30 | #include <linux/interrupt.h> | |
31 | #include <linux/cpu.h> | |
32 | #include <linux/initrd.h> | |
ac85fe8b | 33 | #include <linux/module.h> |
ef3e035c | 34 | #include <linux/start_kernel.h> |
57c8a661 | 35 | #include <linux/memblock.h> |
1da177e4 | 36 | |
1da177e4 LT |
37 | #include <asm/io.h> |
38 | #include <asm/processor.h> | |
39 | #include <asm/oplib.h> | |
40 | #include <asm/page.h> | |
41 | #include <asm/pgtable.h> | |
42 | #include <asm/idprom.h> | |
43 | #include <asm/head.h> | |
44 | #include <asm/starfire.h> | |
45 | #include <asm/mmu_context.h> | |
46 | #include <asm/timer.h> | |
47 | #include <asm/sections.h> | |
48 | #include <asm/setup.h> | |
49 | #include <asm/mmu.h> | |
5cbc3073 | 50 | #include <asm/ns87303.h> |
c57ec52f | 51 | #include <asm/btext.h> |
ac85fe8b DM |
52 | #include <asm/elf.h> |
53 | #include <asm/mdesc.h> | |
d550bbd4 | 54 | #include <asm/cacheflush.h> |
ebb99a4c AP |
55 | #include <asm/dma.h> |
56 | #include <asm/irq.h> | |
1da177e4 LT |
57 | |
58 | #ifdef CONFIG_IP_PNP | |
59 | #include <net/ipconfig.h> | |
60 | #endif | |
61 | ||
3d5ae6b6 | 62 | #include "entry.h" |
53ae3419 | 63 | #include "kernel.h" |
3d5ae6b6 | 64 | |
5cbc3073 DM |
65 | /* Used to synchronize accesses to NatSemi SUPER I/O chip configure |
66 | * operations in asm/ns87303.h | |
67 | */ | |
68 | DEFINE_SPINLOCK(ns87303_lock); | |
917c3660 | 69 | EXPORT_SYMBOL(ns87303_lock); |
5cbc3073 | 70 | |
1da177e4 LT |
71 | struct screen_info screen_info = { |
72 | 0, 0, /* orig-x, orig-y */ | |
73 | 0, /* unused */ | |
74 | 0, /* orig-video-page */ | |
75 | 0, /* orig-video-mode */ | |
76 | 128, /* orig-video-cols */ | |
77 | 0, 0, 0, /* unused, ega_bx, unused */ | |
78 | 54, /* orig-video-lines */ | |
79 | 0, /* orig-video-isVGA */ | |
80 | 16 /* orig-video-points */ | |
81 | }; | |
82 | ||
1da177e4 | 83 | static void |
9ef595d8 | 84 | prom_console_write(struct console *con, const char *s, unsigned int n) |
1da177e4 LT |
85 | { |
86 | prom_write(s, n); | |
87 | } | |
88 | ||
1da177e4 LT |
89 | /* Exported for mm/init.c:paging_init. */ |
90 | unsigned long cmdline_memory_size = 0; | |
91 | ||
3c62a2d3 DM |
92 | static struct console prom_early_console = { |
93 | .name = "earlyprom", | |
1da177e4 | 94 | .write = prom_console_write, |
db9a7fb1 | 95 | .flags = CON_PRINTBUFFER | CON_BOOT | CON_ANYTIME, |
1da177e4 LT |
96 | .index = -1, |
97 | }; | |
98 | ||
68a79217 | 99 | /* |
1da177e4 LT |
100 | * Process kernel command line switches that are specific to the |
101 | * SPARC or that require special low-level processing. | |
102 | */ | |
103 | static void __init process_switch(char c) | |
104 | { | |
105 | switch (c) { | |
106 | case 'd': | |
1da177e4 | 107 | case 's': |
1da177e4 LT |
108 | break; |
109 | case 'h': | |
110 | prom_printf("boot_flags_init: Halt!\n"); | |
111 | prom_halt(); | |
112 | break; | |
113 | case 'p': | |
11032c17 | 114 | prom_early_console.flags &= ~CON_BOOT; |
1da177e4 | 115 | break; |
816242da DM |
116 | case 'P': |
117 | /* Force UltraSPARC-III P-Cache on. */ | |
118 | if (tlb_type != cheetah) { | |
119 | printk("BOOT: Ignoring P-Cache force option.\n"); | |
120 | break; | |
121 | } | |
122 | cheetah_pcache_forced_on = 1; | |
373d4d09 | 123 | add_taint(TAINT_MACHINE_CHECK, LOCKDEP_NOW_UNRELIABLE); |
816242da DM |
124 | cheetah_enable_pcache(); |
125 | break; | |
126 | ||
1da177e4 LT |
127 | default: |
128 | printk("Unknown boot switch (-%c)\n", c); | |
129 | break; | |
130 | } | |
131 | } | |
132 | ||
1da177e4 LT |
133 | static void __init boot_flags_init(char *commands) |
134 | { | |
135 | while (*commands) { | |
136 | /* Move to the start of the next "argument". */ | |
8c64415c | 137 | while (*commands == ' ') |
1da177e4 LT |
138 | commands++; |
139 | ||
140 | /* Process any command switches, otherwise skip it. */ | |
141 | if (*commands == '\0') | |
142 | break; | |
143 | if (*commands == '-') { | |
144 | commands++; | |
145 | while (*commands && *commands != ' ') | |
146 | process_switch(*commands++); | |
147 | continue; | |
148 | } | |
7c21d533 | 149 | if (!strncmp(commands, "mem=", 4)) |
150 | cmdline_memory_size = memparse(commands + 4, &commands); | |
151 | ||
1da177e4 LT |
152 | while (*commands && *commands != ' ') |
153 | commands++; | |
154 | } | |
155 | } | |
156 | ||
1da177e4 LT |
157 | extern unsigned short root_flags; |
158 | extern unsigned short root_dev; | |
159 | extern unsigned short ram_flags; | |
160 | #define RAMDISK_IMAGE_START_MASK 0x07FF | |
161 | #define RAMDISK_PROMPT_FLAG 0x8000 | |
162 | #define RAMDISK_LOAD_FLAG 0x4000 | |
163 | ||
164 | extern int root_mountflags; | |
165 | ||
166 | char reboot_command[COMMAND_LINE_SIZE]; | |
167 | ||
168 | static struct pt_regs fake_swapper_regs = { { 0, }, 0, 0, 0, 0 }; | |
169 | ||
ef3e035c | 170 | static void __init per_cpu_patch(void) |
92704a1c | 171 | { |
92704a1c DM |
172 | struct cpuid_patch_entry *p; |
173 | unsigned long ver; | |
174 | int is_jbus; | |
175 | ||
176 | if (tlb_type == spitfire && !this_is_starfire) | |
177 | return; | |
178 | ||
d82ace7d DM |
179 | is_jbus = 0; |
180 | if (tlb_type != hypervisor) { | |
181 | __asm__ ("rdpr %%ver, %0" : "=r" (ver)); | |
ebd8c56c DM |
182 | is_jbus = ((ver >> 32UL) == __JALAPENO_ID || |
183 | (ver >> 32UL) == __SERRANO_ID); | |
d82ace7d | 184 | } |
92704a1c DM |
185 | |
186 | p = &__cpuid_patch; | |
187 | while (p < &__cpuid_patch_end) { | |
188 | unsigned long addr = p->addr; | |
189 | unsigned int *insns; | |
190 | ||
191 | switch (tlb_type) { | |
192 | case spitfire: | |
193 | insns = &p->starfire[0]; | |
194 | break; | |
195 | case cheetah: | |
196 | case cheetah_plus: | |
197 | if (is_jbus) | |
198 | insns = &p->cheetah_jbus[0]; | |
199 | else | |
200 | insns = &p->cheetah_safari[0]; | |
201 | break; | |
d96b8153 DM |
202 | case hypervisor: |
203 | insns = &p->sun4v[0]; | |
204 | break; | |
92704a1c DM |
205 | default: |
206 | prom_printf("Unknown cpu type, halting.\n"); | |
207 | prom_halt(); | |
6cb79b3f | 208 | } |
92704a1c DM |
209 | |
210 | *(unsigned int *) (addr + 0) = insns[0]; | |
840aaef8 | 211 | wmb(); |
92704a1c DM |
212 | __asm__ __volatile__("flush %0" : : "r" (addr + 0)); |
213 | ||
214 | *(unsigned int *) (addr + 4) = insns[1]; | |
840aaef8 | 215 | wmb(); |
92704a1c DM |
216 | __asm__ __volatile__("flush %0" : : "r" (addr + 4)); |
217 | ||
218 | *(unsigned int *) (addr + 8) = insns[2]; | |
840aaef8 | 219 | wmb(); |
92704a1c DM |
220 | __asm__ __volatile__("flush %0" : : "r" (addr + 8)); |
221 | ||
222 | *(unsigned int *) (addr + 12) = insns[3]; | |
840aaef8 | 223 | wmb(); |
92704a1c DM |
224 | __asm__ __volatile__("flush %0" : : "r" (addr + 12)); |
225 | ||
226 | p++; | |
227 | } | |
92704a1c DM |
228 | } |
229 | ||
0b64120c DM |
230 | void sun4v_patch_1insn_range(struct sun4v_1insn_patch_entry *start, |
231 | struct sun4v_1insn_patch_entry *end) | |
936f482a | 232 | { |
0b64120c DM |
233 | while (start < end) { |
234 | unsigned long addr = start->addr; | |
936f482a | 235 | |
0b64120c | 236 | *(unsigned int *) (addr + 0) = start->insn; |
840aaef8 | 237 | wmb(); |
936f482a DM |
238 | __asm__ __volatile__("flush %0" : : "r" (addr + 0)); |
239 | ||
0b64120c | 240 | start++; |
45fec05f | 241 | } |
0b64120c | 242 | } |
45fec05f | 243 | |
0b64120c DM |
244 | void sun4v_patch_2insn_range(struct sun4v_2insn_patch_entry *start, |
245 | struct sun4v_2insn_patch_entry *end) | |
246 | { | |
247 | while (start < end) { | |
248 | unsigned long addr = start->addr; | |
45fec05f | 249 | |
0b64120c | 250 | *(unsigned int *) (addr + 0) = start->insns[0]; |
840aaef8 | 251 | wmb(); |
45fec05f DM |
252 | __asm__ __volatile__("flush %0" : : "r" (addr + 0)); |
253 | ||
0b64120c | 254 | *(unsigned int *) (addr + 4) = start->insns[1]; |
840aaef8 | 255 | wmb(); |
45fec05f DM |
256 | __asm__ __volatile__("flush %0" : : "r" (addr + 4)); |
257 | ||
0b64120c | 258 | start++; |
936f482a | 259 | } |
0b64120c DM |
260 | } |
261 | ||
494e5b6f KA |
262 | void sun_m7_patch_2insn_range(struct sun4v_2insn_patch_entry *start, |
263 | struct sun4v_2insn_patch_entry *end) | |
264 | { | |
265 | while (start < end) { | |
266 | unsigned long addr = start->addr; | |
267 | ||
268 | *(unsigned int *) (addr + 0) = start->insns[0]; | |
269 | wmb(); | |
270 | __asm__ __volatile__("flush %0" : : "r" (addr + 0)); | |
271 | ||
272 | *(unsigned int *) (addr + 4) = start->insns[1]; | |
273 | wmb(); | |
274 | __asm__ __volatile__("flush %0" : : "r" (addr + 4)); | |
275 | ||
276 | start++; | |
277 | } | |
278 | } | |
279 | ||
ef3e035c | 280 | static void __init sun4v_patch(void) |
0b64120c DM |
281 | { |
282 | extern void sun4v_hvapi_init(void); | |
283 | ||
284 | if (tlb_type != hypervisor) | |
285 | return; | |
286 | ||
287 | sun4v_patch_1insn_range(&__sun4v_1insn_patch, | |
288 | &__sun4v_1insn_patch_end); | |
289 | ||
290 | sun4v_patch_2insn_range(&__sun4v_2insn_patch, | |
291 | &__sun4v_2insn_patch_end); | |
7d484acb AP |
292 | |
293 | switch (sun4v_chip_type) { | |
294 | case SUN4V_CHIP_SPARC_M7: | |
295 | case SUN4V_CHIP_SPARC_M8: | |
296 | case SUN4V_CHIP_SPARC_SN: | |
74a04967 KA |
297 | sun4v_patch_1insn_range(&__sun_m7_1insn_patch, |
298 | &__sun_m7_1insn_patch_end); | |
494e5b6f KA |
299 | sun_m7_patch_2insn_range(&__sun_m7_2insn_patch, |
300 | &__sun_m7_2insn_patch_end); | |
7d484acb AP |
301 | break; |
302 | default: | |
303 | break; | |
304 | } | |
c7754d46 | 305 | |
a7159a87 AY |
306 | if (sun4v_chip_type != SUN4V_CHIP_NIAGARA1) { |
307 | sun4v_patch_1insn_range(&__fast_win_ctrl_1insn_patch, | |
308 | &__fast_win_ctrl_1insn_patch_end); | |
309 | } | |
310 | ||
c7754d46 | 311 | sun4v_hvapi_init(); |
936f482a DM |
312 | } |
313 | ||
ef7c4d46 DM |
314 | static void __init popc_patch(void) |
315 | { | |
316 | struct popc_3insn_patch_entry *p3; | |
56d205cc | 317 | struct popc_6insn_patch_entry *p6; |
ef7c4d46 DM |
318 | |
319 | p3 = &__popc_3insn_patch; | |
320 | while (p3 < &__popc_3insn_patch_end) { | |
56d205cc | 321 | unsigned long i, addr = p3->addr; |
ef7c4d46 | 322 | |
56d205cc DM |
323 | for (i = 0; i < 3; i++) { |
324 | *(unsigned int *) (addr + (i * 4)) = p3->insns[i]; | |
325 | wmb(); | |
326 | __asm__ __volatile__("flush %0" | |
327 | : : "r" (addr + (i * 4))); | |
328 | } | |
ef7c4d46 | 329 | |
56d205cc DM |
330 | p3++; |
331 | } | |
ef7c4d46 | 332 | |
56d205cc DM |
333 | p6 = &__popc_6insn_patch; |
334 | while (p6 < &__popc_6insn_patch_end) { | |
335 | unsigned long i, addr = p6->addr; | |
ef7c4d46 | 336 | |
56d205cc DM |
337 | for (i = 0; i < 6; i++) { |
338 | *(unsigned int *) (addr + (i * 4)) = p6->insns[i]; | |
339 | wmb(); | |
340 | __asm__ __volatile__("flush %0" | |
341 | : : "r" (addr + (i * 4))); | |
342 | } | |
343 | ||
344 | p6++; | |
ef7c4d46 DM |
345 | } |
346 | } | |
347 | ||
e9b9eb59 DM |
348 | static void __init pause_patch(void) |
349 | { | |
350 | struct pause_patch_entry *p; | |
351 | ||
187818cd DM |
352 | p = &__pause_3insn_patch; |
353 | while (p < &__pause_3insn_patch_end) { | |
e9b9eb59 DM |
354 | unsigned long i, addr = p->addr; |
355 | ||
356 | for (i = 0; i < 3; i++) { | |
357 | *(unsigned int *) (addr + (i * 4)) = p->insns[i]; | |
358 | wmb(); | |
359 | __asm__ __volatile__("flush %0" | |
360 | : : "r" (addr + (i * 4))); | |
361 | } | |
362 | ||
363 | p++; | |
364 | } | |
365 | } | |
366 | ||
ef3e035c | 367 | void __init start_early_boot(void) |
951bc82c | 368 | { |
ef3e035c DM |
369 | int cpu; |
370 | ||
371 | check_if_starfire(); | |
372 | per_cpu_patch(); | |
373 | sun4v_patch(); | |
8536e02e | 374 | smp_init_cpu_poke(); |
ef3e035c DM |
375 | |
376 | cpu = hard_smp_processor_id(); | |
377 | if (cpu >= NR_CPUS) { | |
378 | prom_printf("Serious problem, boot cpu id (%d) >= NR_CPUS (%d)\n", | |
379 | cpu, NR_CPUS); | |
380 | prom_halt(); | |
381 | } | |
382 | current_thread_info()->cpu = cpu; | |
383 | ||
83e8eb99 | 384 | time_init_early(); |
ef3e035c DM |
385 | prom_init_report(); |
386 | start_kernel(); | |
951bc82c | 387 | } |
951bc82c | 388 | |
ac85fe8b DM |
389 | /* On Ultra, we support all of the v8 capabilities. */ |
390 | unsigned long sparc64_elf_hwcap = (HWCAP_SPARC_FLUSH | HWCAP_SPARC_STBAR | | |
391 | HWCAP_SPARC_SWAP | HWCAP_SPARC_MULDIV | | |
392 | HWCAP_SPARC_V9); | |
393 | EXPORT_SYMBOL(sparc64_elf_hwcap); | |
394 | ||
395 | static const char *hwcaps[] = { | |
396 | "flush", "stbar", "swap", "muldiv", "v9", | |
397 | "ultra3", "blkinit", "n2", | |
398 | ||
399 | /* These strings are as they appear in the machine description | |
400 | * 'hwcap-list' property for cpu nodes. | |
401 | */ | |
402 | "mul32", "div32", "fsmuld", "v8plus", "popc", "vis", "vis2", | |
403 | "ASIBlkInit", "fmaf", "vis3", "hpc", "random", "trans", "fjfmau", | |
82924e54 KA |
404 | "ima", "cspare", "pause", "cbcond", NULL /*reserved for crypto */, |
405 | "adp", | |
6f859c0e DM |
406 | }; |
407 | ||
408 | static const char *crypto_hwcaps[] = { | |
409 | "aes", "des", "kasumi", "camellia", "md5", "sha1", "sha256", | |
410 | "sha512", "mpmul", "montmul", "montsqr", "crc32c", | |
ac85fe8b DM |
411 | }; |
412 | ||
413 | void cpucap_info(struct seq_file *m) | |
414 | { | |
415 | unsigned long caps = sparc64_elf_hwcap; | |
416 | int i, printed = 0; | |
417 | ||
418 | seq_puts(m, "cpucaps\t\t: "); | |
419 | for (i = 0; i < ARRAY_SIZE(hwcaps); i++) { | |
420 | unsigned long bit = 1UL << i; | |
82924e54 | 421 | if (hwcaps[i] && (caps & bit)) { |
ac85fe8b DM |
422 | seq_printf(m, "%s%s", |
423 | printed ? "," : "", hwcaps[i]); | |
424 | printed++; | |
425 | } | |
426 | } | |
6f859c0e DM |
427 | if (caps & HWCAP_SPARC_CRYPTO) { |
428 | unsigned long cfr; | |
429 | ||
430 | __asm__ __volatile__("rd %%asr26, %0" : "=r" (cfr)); | |
431 | for (i = 0; i < ARRAY_SIZE(crypto_hwcaps); i++) { | |
432 | unsigned long bit = 1UL << i; | |
433 | if (cfr & bit) { | |
434 | seq_printf(m, "%s%s", | |
435 | printed ? "," : "", crypto_hwcaps[i]); | |
436 | printed++; | |
437 | } | |
438 | } | |
439 | } | |
ac85fe8b DM |
440 | seq_putc(m, '\n'); |
441 | } | |
442 | ||
6f859c0e DM |
443 | static void __init report_one_hwcap(int *printed, const char *name) |
444 | { | |
445 | if ((*printed) == 0) | |
446 | printk(KERN_INFO "CPU CAPS: ["); | |
447 | printk(KERN_CONT "%s%s", | |
448 | (*printed) ? "," : "", name); | |
449 | if (++(*printed) == 8) { | |
450 | printk(KERN_CONT "]\n"); | |
451 | *printed = 0; | |
452 | } | |
453 | } | |
454 | ||
455 | static void __init report_crypto_hwcaps(int *printed) | |
456 | { | |
457 | unsigned long cfr; | |
458 | int i; | |
459 | ||
460 | __asm__ __volatile__("rd %%asr26, %0" : "=r" (cfr)); | |
461 | ||
462 | for (i = 0; i < ARRAY_SIZE(crypto_hwcaps); i++) { | |
463 | unsigned long bit = 1UL << i; | |
464 | if (cfr & bit) | |
465 | report_one_hwcap(printed, crypto_hwcaps[i]); | |
466 | } | |
467 | } | |
468 | ||
ac85fe8b DM |
469 | static void __init report_hwcaps(unsigned long caps) |
470 | { | |
471 | int i, printed = 0; | |
472 | ||
ac85fe8b DM |
473 | for (i = 0; i < ARRAY_SIZE(hwcaps); i++) { |
474 | unsigned long bit = 1UL << i; | |
82924e54 | 475 | if (hwcaps[i] && (caps & bit)) |
6f859c0e | 476 | report_one_hwcap(&printed, hwcaps[i]); |
ac85fe8b | 477 | } |
6f859c0e DM |
478 | if (caps & HWCAP_SPARC_CRYPTO) |
479 | report_crypto_hwcaps(&printed); | |
480 | if (printed != 0) | |
481 | printk(KERN_CONT "]\n"); | |
ac85fe8b DM |
482 | } |
483 | ||
484 | static unsigned long __init mdesc_cpu_hwcap_list(void) | |
485 | { | |
486 | struct mdesc_handle *hp; | |
487 | unsigned long caps = 0; | |
488 | const char *prop; | |
489 | int len; | |
490 | u64 pn; | |
491 | ||
492 | hp = mdesc_grab(); | |
493 | if (!hp) | |
494 | return 0; | |
495 | ||
496 | pn = mdesc_node_by_name(hp, MDESC_NODE_NULL, "cpu"); | |
497 | if (pn == MDESC_NODE_NULL) | |
498 | goto out; | |
499 | ||
500 | prop = mdesc_get_property(hp, pn, "hwcap-list", &len); | |
501 | if (!prop) | |
502 | goto out; | |
503 | ||
504 | while (len) { | |
505 | int i, plen; | |
506 | ||
507 | for (i = 0; i < ARRAY_SIZE(hwcaps); i++) { | |
508 | unsigned long bit = 1UL << i; | |
509 | ||
82924e54 | 510 | if (hwcaps[i] && !strcmp(prop, hwcaps[i])) { |
ac85fe8b DM |
511 | caps |= bit; |
512 | break; | |
513 | } | |
514 | } | |
6f859c0e DM |
515 | for (i = 0; i < ARRAY_SIZE(crypto_hwcaps); i++) { |
516 | if (!strcmp(prop, crypto_hwcaps[i])) | |
517 | caps |= HWCAP_SPARC_CRYPTO; | |
518 | } | |
ac85fe8b DM |
519 | |
520 | plen = strlen(prop) + 1; | |
521 | prop += plen; | |
522 | len -= plen; | |
523 | } | |
524 | ||
525 | out: | |
526 | mdesc_release(hp); | |
527 | return caps; | |
528 | } | |
529 | ||
530 | /* This yields a mask that user programs can use to figure out what | |
531 | * instruction set this cpu supports. | |
532 | */ | |
533 | static void __init init_sparc64_elf_hwcap(void) | |
534 | { | |
535 | unsigned long cap = sparc64_elf_hwcap; | |
536 | unsigned long mdesc_caps; | |
537 | ||
538 | if (tlb_type == cheetah || tlb_type == cheetah_plus) | |
539 | cap |= HWCAP_SPARC_ULTRA3; | |
540 | else if (tlb_type == hypervisor) { | |
541 | if (sun4v_chip_type == SUN4V_CHIP_NIAGARA1 || | |
542 | sun4v_chip_type == SUN4V_CHIP_NIAGARA2 || | |
08cefa9f DM |
543 | sun4v_chip_type == SUN4V_CHIP_NIAGARA3 || |
544 | sun4v_chip_type == SUN4V_CHIP_NIAGARA4 || | |
4e963779 | 545 | sun4v_chip_type == SUN4V_CHIP_NIAGARA5 || |
40831625 AP |
546 | sun4v_chip_type == SUN4V_CHIP_SPARC_M6 || |
547 | sun4v_chip_type == SUN4V_CHIP_SPARC_M7 || | |
7d484acb | 548 | sun4v_chip_type == SUN4V_CHIP_SPARC_M8 || |
c5b8b5be | 549 | sun4v_chip_type == SUN4V_CHIP_SPARC_SN || |
4e963779 | 550 | sun4v_chip_type == SUN4V_CHIP_SPARC64X) |
ac85fe8b DM |
551 | cap |= HWCAP_SPARC_BLKINIT; |
552 | if (sun4v_chip_type == SUN4V_CHIP_NIAGARA2 || | |
08cefa9f DM |
553 | sun4v_chip_type == SUN4V_CHIP_NIAGARA3 || |
554 | sun4v_chip_type == SUN4V_CHIP_NIAGARA4 || | |
4e963779 | 555 | sun4v_chip_type == SUN4V_CHIP_NIAGARA5 || |
40831625 AP |
556 | sun4v_chip_type == SUN4V_CHIP_SPARC_M6 || |
557 | sun4v_chip_type == SUN4V_CHIP_SPARC_M7 || | |
7d484acb | 558 | sun4v_chip_type == SUN4V_CHIP_SPARC_M8 || |
c5b8b5be | 559 | sun4v_chip_type == SUN4V_CHIP_SPARC_SN || |
4e963779 | 560 | sun4v_chip_type == SUN4V_CHIP_SPARC64X) |
ac85fe8b DM |
561 | cap |= HWCAP_SPARC_N2; |
562 | } | |
563 | ||
564 | cap |= (AV_SPARC_MUL32 | AV_SPARC_DIV32 | AV_SPARC_V8PLUS); | |
565 | ||
566 | mdesc_caps = mdesc_cpu_hwcap_list(); | |
567 | if (!mdesc_caps) { | |
568 | if (tlb_type == spitfire) | |
569 | cap |= AV_SPARC_VIS; | |
570 | if (tlb_type == cheetah || tlb_type == cheetah_plus) | |
571 | cap |= AV_SPARC_VIS | AV_SPARC_VIS2; | |
1a8e0da5 DM |
572 | if (tlb_type == cheetah_plus) { |
573 | unsigned long impl, ver; | |
574 | ||
575 | __asm__ __volatile__("rdpr %%ver, %0" : "=r" (ver)); | |
576 | impl = ((ver >> 32) & 0xffff); | |
577 | if (impl == PANTHER_IMPL) | |
578 | cap |= AV_SPARC_POPC; | |
579 | } | |
ac85fe8b DM |
580 | if (tlb_type == hypervisor) { |
581 | if (sun4v_chip_type == SUN4V_CHIP_NIAGARA1) | |
582 | cap |= AV_SPARC_ASI_BLK_INIT; | |
583 | if (sun4v_chip_type == SUN4V_CHIP_NIAGARA2 || | |
08cefa9f DM |
584 | sun4v_chip_type == SUN4V_CHIP_NIAGARA3 || |
585 | sun4v_chip_type == SUN4V_CHIP_NIAGARA4 || | |
4e963779 | 586 | sun4v_chip_type == SUN4V_CHIP_NIAGARA5 || |
40831625 AP |
587 | sun4v_chip_type == SUN4V_CHIP_SPARC_M6 || |
588 | sun4v_chip_type == SUN4V_CHIP_SPARC_M7 || | |
7d484acb | 589 | sun4v_chip_type == SUN4V_CHIP_SPARC_M8 || |
c5b8b5be | 590 | sun4v_chip_type == SUN4V_CHIP_SPARC_SN || |
4e963779 | 591 | sun4v_chip_type == SUN4V_CHIP_SPARC64X) |
ac85fe8b DM |
592 | cap |= (AV_SPARC_VIS | AV_SPARC_VIS2 | |
593 | AV_SPARC_ASI_BLK_INIT | | |
594 | AV_SPARC_POPC); | |
08cefa9f DM |
595 | if (sun4v_chip_type == SUN4V_CHIP_NIAGARA3 || |
596 | sun4v_chip_type == SUN4V_CHIP_NIAGARA4 || | |
4e963779 | 597 | sun4v_chip_type == SUN4V_CHIP_NIAGARA5 || |
40831625 AP |
598 | sun4v_chip_type == SUN4V_CHIP_SPARC_M6 || |
599 | sun4v_chip_type == SUN4V_CHIP_SPARC_M7 || | |
7d484acb | 600 | sun4v_chip_type == SUN4V_CHIP_SPARC_M8 || |
c5b8b5be | 601 | sun4v_chip_type == SUN4V_CHIP_SPARC_SN || |
4e963779 | 602 | sun4v_chip_type == SUN4V_CHIP_SPARC64X) |
ac85fe8b DM |
603 | cap |= (AV_SPARC_VIS3 | AV_SPARC_HPC | |
604 | AV_SPARC_FMAF); | |
605 | } | |
606 | } | |
607 | sparc64_elf_hwcap = cap | mdesc_caps; | |
608 | ||
609 | report_hwcaps(sparc64_elf_hwcap); | |
ef7c4d46 DM |
610 | |
611 | if (sparc64_elf_hwcap & AV_SPARC_POPC) | |
612 | popc_patch(); | |
e9b9eb59 DM |
613 | if (sparc64_elf_hwcap & AV_SPARC_PAUSE) |
614 | pause_patch(); | |
ac85fe8b DM |
615 | } |
616 | ||
ebb99a4c AP |
617 | void __init alloc_irqstack_bootmem(void) |
618 | { | |
619 | unsigned int i, node; | |
620 | ||
621 | for_each_possible_cpu(i) { | |
622 | node = cpu_to_node(i); | |
623 | ||
ccfa2a0f MR |
624 | softirq_stack[i] = memblock_alloc_node(THREAD_SIZE, |
625 | THREAD_SIZE, node); | |
626 | hardirq_stack[i] = memblock_alloc_node(THREAD_SIZE, | |
627 | THREAD_SIZE, node); | |
ebb99a4c AP |
628 | } |
629 | } | |
630 | ||
1da177e4 LT |
631 | void __init setup_arch(char **cmdline_p) |
632 | { | |
1da177e4 LT |
633 | /* Initialize PROM console and command line. */ |
634 | *cmdline_p = prom_getbootargs(); | |
117a0c5f | 635 | strlcpy(boot_command_line, *cmdline_p, COMMAND_LINE_SIZE); |
ce3b1d47 | 636 | parse_early_param(); |
1da177e4 | 637 | |
3c62a2d3 | 638 | boot_flags_init(*cmdline_p); |
c57ec52f DM |
639 | #ifdef CONFIG_EARLYFB |
640 | if (btext_find_display()) | |
641 | #endif | |
642 | register_console(&prom_early_console); | |
3c62a2d3 | 643 | |
3a8c069d DM |
644 | if (tlb_type == hypervisor) |
645 | printk("ARCH: SUN4V\n"); | |
646 | else | |
647 | printk("ARCH: SUN4U\n"); | |
1da177e4 LT |
648 | |
649 | #ifdef CONFIG_DUMMY_CONSOLE | |
650 | conswitchp = &dummy_con; | |
1da177e4 LT |
651 | #endif |
652 | ||
1da177e4 | 653 | idprom_init(); |
1da177e4 LT |
654 | |
655 | if (!root_flags) | |
656 | root_mountflags &= ~MS_RDONLY; | |
657 | ROOT_DEV = old_decode_dev(root_dev); | |
467418f3 | 658 | #ifdef CONFIG_BLK_DEV_RAM |
1da177e4 LT |
659 | rd_image_start = ram_flags & RAMDISK_IMAGE_START_MASK; |
660 | rd_prompt = ((ram_flags & RAMDISK_PROMPT_FLAG) != 0); | |
68a79217 | 661 | rd_doload = ((ram_flags & RAMDISK_LOAD_FLAG) != 0); |
1da177e4 LT |
662 | #endif |
663 | ||
f3169641 | 664 | task_thread_info(&init_task)->kregs = &fake_swapper_regs; |
1da177e4 LT |
665 | |
666 | #ifdef CONFIG_IP_PNP | |
667 | if (!ic_set_manually) { | |
8d125562 | 668 | phandle chosen = prom_finddevice("/chosen"); |
1da177e4 | 669 | u32 cl, sv, gw; |
68a79217 | 670 | |
1da177e4 LT |
671 | cl = prom_getintdefault (chosen, "client-ip", 0); |
672 | sv = prom_getintdefault (chosen, "server-ip", 0); | |
673 | gw = prom_getintdefault (chosen, "gateway-ip", 0); | |
674 | if (cl && sv) { | |
675 | ic_myaddr = cl; | |
676 | ic_servaddr = sv; | |
677 | if (gw) | |
678 | ic_gateway = gw; | |
679 | #if defined(CONFIG_IP_PNP_BOOTP) || defined(CONFIG_IP_PNP_RARP) | |
680 | ic_proto_enabled = 0; | |
681 | #endif | |
682 | } | |
683 | } | |
684 | #endif | |
685 | ||
56fb4df6 | 686 | /* Get boot processor trap_block[] setup. */ |
72aff53f | 687 | init_cur_cpu_trap(current_thread_info()); |
52845cdb DM |
688 | |
689 | paging_init(); | |
ac85fe8b | 690 | init_sparc64_elf_hwcap(); |
9b2f753e | 691 | smp_fill_in_cpu_possible_map(); |
ebb99a4c AP |
692 | /* |
693 | * Once the OF device tree and MDESC have been setup and nr_cpus has | |
694 | * been parsed, we know the list of possible cpus. Therefore we can | |
695 | * allocate the IRQ stacks. | |
696 | */ | |
697 | alloc_irqstack_bootmem(); | |
1da177e4 LT |
698 | } |
699 | ||
1da177e4 LT |
700 | extern int stop_a_enabled; |
701 | ||
702 | void sun_do_break(void) | |
703 | { | |
704 | if (!stop_a_enabled) | |
705 | return; | |
706 | ||
707 | prom_printf("\n"); | |
708 | flush_user_windows(); | |
709 | ||
710 | prom_cmdline(); | |
711 | } | |
917c3660 | 712 | EXPORT_SYMBOL(sun_do_break); |
1da177e4 | 713 | |
1da177e4 | 714 | int stop_a_enabled = 1; |
917c3660 | 715 | EXPORT_SYMBOL(stop_a_enabled); |