MIPS: RB532: Check irq number when handling GPIO interrupts
[linux-2.6-block.git] / arch / sh / Kconfig
CommitLineData
1da177e4
LT
1#
2# For a description of the syntax of this configuration file,
3# see Documentation/kbuild/kconfig-language.txt.
4#
5
6mainmenu "Linux/SuperH Kernel Configuration"
7
8config SUPERH
ea0e1a9a 9 def_bool y
7a440c95 10 select EMBEDDED
9483a578 11 select HAVE_CLK
ec7748b5 12 select HAVE_IDE
42d4b839 13 select HAVE_OPROFILE
9de90ac2 14 select HAVE_GENERIC_DMA_COHERENT
21944781 15 select HAVE_IOREMAP_PROT if MMU
d7b01f78 16 select HAVE_ARCH_TRACEHOOK
f802d969 17 select HAVE_DMA_API_DEBUG
6eac1af0 18 select RTC_LIB
1da177e4
LT
19 help
20 The SuperH is a RISC processor targeted for use in embedded systems
21 and consumer electronics; it was also used in the Sega Dreamcast
22 gaming console. The SuperH port has a home page at
23 <http://www.linux-sh.org/>.
24
39d28a2d 25config SUPERH32
3cc000b5 26 def_bool ARCH = "sh"
d39f5450
CS
27 select HAVE_KPROBES
28 select HAVE_KRETPROBES
694f94f2 29 select HAVE_FUNCTION_TRACER
fad57feb
MF
30 select HAVE_FTRACE_MCOUNT_RECORD
31 select HAVE_DYNAMIC_FTRACE
ab6e570b 32 select HAVE_ARCH_KGDB
8dafc346 33 select ARCH_HIBERNATION_POSSIBLE if MMU
ea0e1a9a
PM
34
35config SUPERH64
3cc000b5 36 def_bool ARCH = "sh64"
39d28a2d 37
f42b7e3d
PM
38config ARCH_DEFCONFIG
39 string
40 default "arch/sh/configs/shx3_defconfig" if SUPERH32
41 default "arch/sh/configs/cayman_defconfig" if SUPERH64
42
1da177e4 43config RWSEM_GENERIC_SPINLOCK
d7ef4fb3 44 def_bool y
1da177e4
LT
45
46config RWSEM_XCHGADD_ALGORITHM
47 bool
48
fa691511
PM
49config GENERIC_BUG
50 def_bool y
a82d53ec 51 depends on BUG && SUPERH32
fa691511 52
e2268c71 53config GENERIC_FIND_NEXT_BIT
d7ef4fb3 54 def_bool y
e2268c71
AM
55
56config GENERIC_HWEIGHT
d7ef4fb3 57 def_bool y
e2268c71 58
1da177e4 59config GENERIC_HARDIRQS
d7ef4fb3 60 def_bool y
1da177e4 61
5093c9a4
PM
62config GENERIC_HARDIRQS_NO__DO_IRQ
63 def_bool y
64
1da177e4 65config GENERIC_IRQ_PROBE
d7ef4fb3 66 def_bool y
1da177e4 67
2967dab1
MD
68config GENERIC_GPIO
69 def_bool n
70
1da177e4 71config GENERIC_CALIBRATE_DELAY
cf204fa7 72 bool
1da177e4 73
cad82448
PM
74config GENERIC_IOMAP
75 bool
76
45882145 77config GENERIC_TIME
75634311 78 def_bool y
45882145 79
57be2b48 80config GENERIC_CLOCKEVENTS
938edae1 81 def_bool y
57be2b48 82
8c24594d
PM
83config GENERIC_CLOCKEVENTS_BROADCAST
84 bool
85
6d134b9e
PM
86config GENERIC_CMOS_UPDATE
87 def_bool y
88 depends on SH_SH03 || SH_DREAMCAST
89
bdcab87b
PM
90config GENERIC_LOCKBREAK
91 def_bool y
92 depends on SMP && PREEMPT
93
357d5946
PM
94config SYS_SUPPORTS_PM
95 bool
af998a9a
MD
96 depends on !SMP
97
98config ARCH_SUSPEND_POSSIBLE
99 def_bool n
100
101config ARCH_HIBERNATION_POSSIBLE
102 def_bool n
357d5946 103
0a9b0db1
PM
104config SYS_SUPPORTS_APM_EMULATION
105 bool
af998a9a 106 select ARCH_SUSPEND_POSSIBLE
357d5946
PM
107
108config SYS_SUPPORTS_SMP
109 bool
110
111config SYS_SUPPORTS_NUMA
112 bool
113
114config SYS_SUPPORTS_PCI
115 bool
0a9b0db1 116
f5ad881b
PM
117config SYS_SUPPORTS_CMT
118 bool
119
d5ed4c2e
MD
120config SYS_SUPPORTS_MTU2
121 bool
122
9570ef20
MD
123config SYS_SUPPORTS_TMU
124 bool
125
afbfb52e 126config STACKTRACE_SUPPORT
d7ef4fb3 127 def_bool y
afbfb52e
PM
128
129config LOCKDEP_SUPPORT
d7ef4fb3 130 def_bool y
afbfb52e 131
5a89f1ad
PM
132config HAVE_LATENCYTOP_SUPPORT
133 def_bool y
134 depends on !SMP
135
f0d1b0b3 136config ARCH_HAS_ILOG2_U32
d7ef4fb3 137 def_bool n
f0d1b0b3
DH
138
139config ARCH_HAS_ILOG2_U64
d7ef4fb3 140 def_bool n
f0d1b0b3 141
e257ad06
PM
142config ARCH_NO_VIRT_TO_BUS
143 def_bool y
144
e869a90e
PM
145config ARCH_HAS_DEFAULT_IDLE
146 def_bool y
147
e7cc9a73
MD
148config IO_TRAPPED
149 bool
150
1da177e4
LT
151source "init/Kconfig"
152
dc52ddc0
MH
153source "kernel/Kconfig.freezer"
154
1da177e4
LT
155menu "System type"
156
b5f42db0
PM
157#
158# Processor families
159#
160config CPU_SH2
161 bool
162
163config CPU_SH2A
164 bool
165 select CPU_SH2
166
167config CPU_SH3
168 bool
169 select CPU_HAS_INTEVT
170 select CPU_HAS_SR_RB
4fa48e17 171 select SYS_SUPPORTS_TMU
b5f42db0
PM
172
173config CPU_SH4
174 bool
175 select CPU_HAS_INTEVT
176 select CPU_HAS_SR_RB
b5f42db0 177 select CPU_HAS_FPU if !CPU_SH4AL_DSP
4fa48e17 178 select SYS_SUPPORTS_TMU
b5f42db0
PM
179
180config CPU_SH4A
181 bool
182 select CPU_SH4
183
184config CPU_SH4AL_DSP
185 bool
186 select CPU_SH4A
187 select CPU_HAS_DSP
188
ea0e1a9a
PM
189config CPU_SH5
190 bool
191 select CPU_HAS_FPU
add47067 192 select SYS_SUPPORTS_TMU
ea0e1a9a 193
b5f42db0
PM
194config CPU_SHX2
195 bool
196
197config CPU_SHX3
198 bool
199
dc65a977
PM
200config ARCH_SHMOBILE
201 bool
77594912 202 select ARCH_SUSPEND_POSSIBLE
dc65a977 203
3cc000b5
PM
204if SUPERH32
205
b5f42db0
PM
206choice
207 prompt "Processor sub-type selection"
208
209#
210# Processor subtypes
211#
212
213# SH-2 Processor Support
214
215config CPU_SUBTYPE_SH7619
216 bool "Support SH7619 processor"
217 select CPU_SH2
f5ad881b 218 select SYS_SUPPORTS_CMT
b5f42db0
PM
219
220# SH-2A Processor Support
221
2825999e
PG
222config CPU_SUBTYPE_SH7201
223 bool "Support SH7201 processor"
224 select CPU_SH2A
225 select CPU_HAS_FPU
da107c6e 226 select SYS_SUPPORTS_MTU2
2825999e 227
6d01f510
PM
228config CPU_SUBTYPE_SH7203
229 bool "Support SH7203 processor"
230 select CPU_SH2A
74d99a5e 231 select CPU_HAS_FPU
f5ad881b 232 select SYS_SUPPORTS_CMT
da107c6e 233 select SYS_SUPPORTS_MTU2
6d01f510 234
b5f42db0
PM
235config CPU_SUBTYPE_SH7206
236 bool "Support SH7206 processor"
237 select CPU_SH2A
f5ad881b 238 select SYS_SUPPORTS_CMT
da107c6e 239 select SYS_SUPPORTS_MTU2
b5f42db0 240
a8f67f4b
PM
241config CPU_SUBTYPE_SH7263
242 bool "Support SH7263 processor"
243 select CPU_SH2A
74d99a5e 244 select CPU_HAS_FPU
f5ad881b 245 select SYS_SUPPORTS_CMT
da107c6e 246 select SYS_SUPPORTS_MTU2
a8f67f4b 247
2ad69908
PM
248config CPU_SUBTYPE_MXG
249 bool "Support MX-G processor"
250 select CPU_SH2A
da107c6e 251 select SYS_SUPPORTS_MTU2
2ad69908
PM
252 help
253 Select MX-G if running on an R8A03022BG part.
254
b5f42db0
PM
255# SH-3 Processor Support
256
257config CPU_SUBTYPE_SH7705
258 bool "Support SH7705 processor"
259 select CPU_SH3
260
261config CPU_SUBTYPE_SH7706
262 bool "Support SH7706 processor"
263 select CPU_SH3
264 help
265 Select SH7706 if you have a 133 Mhz SH-3 HD6417706 CPU.
266
267config CPU_SUBTYPE_SH7707
268 bool "Support SH7707 processor"
269 select CPU_SH3
270 help
271 Select SH7707 if you have a 60 Mhz SH-3 HD6417707 CPU.
272
273config CPU_SUBTYPE_SH7708
274 bool "Support SH7708 processor"
275 select CPU_SH3
276 help
277 Select SH7708 if you have a 60 Mhz SH-3 HD6417708S or
278 if you have a 100 Mhz SH-3 HD6417708R CPU.
279
280config CPU_SUBTYPE_SH7709
281 bool "Support SH7709 processor"
282 select CPU_SH3
283 help
284 Select SH7709 if you have a 80 Mhz SH-3 HD6417709 CPU.
285
286config CPU_SUBTYPE_SH7710
287 bool "Support SH7710 processor"
288 select CPU_SH3
289 select CPU_HAS_DSP
290 help
291 Select SH7710 if you have a SH3-DSP SH7710 CPU.
292
293config CPU_SUBTYPE_SH7712
294 bool "Support SH7712 processor"
295 select CPU_SH3
296 select CPU_HAS_DSP
297 help
298 Select SH7712 if you have a SH3-DSP SH7712 CPU.
299
300config CPU_SUBTYPE_SH7720
301 bool "Support SH7720 processor"
302 select CPU_SH3
303 select CPU_HAS_DSP
2b23a882 304 select SYS_SUPPORTS_CMT
b5f42db0
PM
305 help
306 Select SH7720 if you have a SH3-DSP SH7720 CPU.
307
31a49c4b
YS
308config CPU_SUBTYPE_SH7721
309 bool "Support SH7721 processor"
310 select CPU_SH3
311 select CPU_HAS_DSP
2b23a882 312 select SYS_SUPPORTS_CMT
31a49c4b
YS
313 help
314 Select SH7721 if you have a SH3-DSP SH7721 CPU.
315
b5f42db0
PM
316# SH-4 Processor Support
317
318config CPU_SUBTYPE_SH7750
319 bool "Support SH7750 processor"
320 select CPU_SH4
321 help
322 Select SH7750 if you have a 200 Mhz SH-4 HD6417750 CPU.
323
324config CPU_SUBTYPE_SH7091
325 bool "Support SH7091 processor"
326 select CPU_SH4
327 help
328 Select SH7091 if you have an SH-4 based Sega device (such as
329 the Dreamcast, Naomi, and Naomi 2).
330
331config CPU_SUBTYPE_SH7750R
332 bool "Support SH7750R processor"
333 select CPU_SH4
334
335config CPU_SUBTYPE_SH7750S
336 bool "Support SH7750S processor"
337 select CPU_SH4
338
339config CPU_SUBTYPE_SH7751
340 bool "Support SH7751 processor"
341 select CPU_SH4
342 help
343 Select SH7751 if you have a 166 Mhz SH-4 HD6417751 CPU,
344 or if you have a HD6417751R CPU.
345
346config CPU_SUBTYPE_SH7751R
347 bool "Support SH7751R processor"
348 select CPU_SH4
349
350config CPU_SUBTYPE_SH7760
351 bool "Support SH7760 processor"
352 select CPU_SH4
353
354config CPU_SUBTYPE_SH4_202
355 bool "Support SH4-202 processor"
356 select CPU_SH4
357
358# SH-4A Processor Support
359
178dd0cd
PM
360config CPU_SUBTYPE_SH7723
361 bool "Support SH7723 processor"
362 select CPU_SH4A
363 select CPU_SHX2
dc65a977 364 select ARCH_SHMOBILE
178dd0cd 365 select ARCH_SPARSEMEM_ENABLE
f5ad881b 366 select SYS_SUPPORTS_CMT
178dd0cd
PM
367 help
368 Select SH7723 if you have an SH-MobileR2 CPU.
369
0207a2ef
KM
370config CPU_SUBTYPE_SH7724
371 bool "Support SH7724 processor"
372 select CPU_SH4A
373 select CPU_SHX2
59fe700d 374 select ARCH_SHMOBILE
0207a2ef
KM
375 select ARCH_SPARSEMEM_ENABLE
376 select SYS_SUPPORTS_CMT
377 help
378 Select SH7724 if you have an SH-MobileR2R CPU.
379
7d740a06
YS
380config CPU_SUBTYPE_SH7763
381 bool "Support SH7763 processor"
382 select CPU_SH4A
383 help
384 Select SH7763 if you have a SH4A SH7763(R5S77631) CPU.
385
b5f42db0
PM
386config CPU_SUBTYPE_SH7770
387 bool "Support SH7770 processor"
388 select CPU_SH4A
389
390config CPU_SUBTYPE_SH7780
391 bool "Support SH7780 processor"
392 select CPU_SH4A
393
394config CPU_SUBTYPE_SH7785
395 bool "Support SH7785 processor"
396 select CPU_SH4A
397 select CPU_SHX2
55ba99eb
KM
398 select ARCH_SPARSEMEM_ENABLE
399 select SYS_SUPPORTS_NUMA
400
401config CPU_SUBTYPE_SH7786
402 bool "Support SH7786 processor"
403 select CPU_SH4A
37042fbd 404 select CPU_SHX3
8263a67e 405 select CPU_HAS_PTEAEX
b5f42db0
PM
406 select ARCH_SPARSEMEM_ENABLE
407 select SYS_SUPPORTS_NUMA
408
409config CPU_SUBTYPE_SHX3
410 bool "Support SH-X3 processor"
411 select CPU_SH4A
412 select CPU_SHX3
413 select ARCH_SPARSEMEM_ENABLE
414 select SYS_SUPPORTS_NUMA
415 select SYS_SUPPORTS_SMP
5840263e 416 select GENERIC_CLOCKEVENTS_BROADCAST if SMP
b5f42db0
PM
417
418# SH4AL-DSP Processor Support
419
420config CPU_SUBTYPE_SH7343
421 bool "Support SH7343 processor"
422 select CPU_SH4AL_DSP
dc65a977 423 select ARCH_SHMOBILE
f5ad881b 424 select SYS_SUPPORTS_CMT
b5f42db0
PM
425
426config CPU_SUBTYPE_SH7722
427 bool "Support SH7722 processor"
428 select CPU_SH4AL_DSP
429 select CPU_SHX2
dc65a977 430 select ARCH_SHMOBILE
b5f42db0
PM
431 select ARCH_SPARSEMEM_ENABLE
432 select SYS_SUPPORTS_NUMA
f5ad881b 433 select SYS_SUPPORTS_CMT
9109a30e
MD
434
435config CPU_SUBTYPE_SH7366
436 bool "Support SH7366 processor"
437 select CPU_SH4AL_DSP
438 select CPU_SHX2
dc65a977 439 select ARCH_SHMOBILE
9109a30e
MD
440 select ARCH_SPARSEMEM_ENABLE
441 select SYS_SUPPORTS_NUMA
f5ad881b 442 select SYS_SUPPORTS_CMT
b5f42db0 443
3cc000b5
PM
444endchoice
445
446endif
447
448if SUPERH64
449
450choice
451 prompt "Processor sub-type selection"
452
ea0e1a9a
PM
453# SH-5 Processor Support
454
455config CPU_SUBTYPE_SH5_101
456 bool "Support SH5-101 processor"
457 select CPU_SH5
458
459config CPU_SUBTYPE_SH5_103
460 bool "Support SH5-103 processor"
8ef97dd7 461 select CPU_SH5
ea0e1a9a 462
b5f42db0
PM
463endchoice
464
3cc000b5
PM
465endif
466
f3d22298 467source "arch/sh/mm/Kconfig"
939a24a6 468
4690bdc7 469source "arch/sh/Kconfig.cpu"
f3d22298 470
939a24a6 471source "arch/sh/boards/Kconfig"
32351a28 472
32351a28
PM
473menu "Timer and clock configuration"
474
9570ef20
MD
475config SH_TIMER_TMU
476 bool "TMU timer driver"
f19900b2 477 depends on SYS_SUPPORTS_TMU
9570ef20 478 default y
9570ef20
MD
479 help
480 This enables the build of the TMU timer driver.
481
f5ad881b 482config SH_TIMER_CMT
f425752f
MD
483 bool "CMT timer driver"
484 depends on SYS_SUPPORTS_CMT
485 default y
f425752f
MD
486 help
487 This enables build of the CMT timer driver.
f5ad881b 488
d5ed4c2e
MD
489config SH_TIMER_MTU2
490 bool "MTU2 timer driver"
3280c886 491 depends on SYS_SUPPORTS_MTU2
d5ed4c2e 492 default y
d5ed4c2e
MD
493 help
494 This enables build of the MTU2 timer driver.
495
cad82448
PM
496config SH_PCLK_FREQ
497 int "Peripheral clock frequency (in Hz)"
870e8a24 498 default "27000000" if CPU_SUBTYPE_SH7343
9d4436a6 499 default "31250000" if CPU_SUBTYPE_SH7619
05627486 500 default "32000000" if CPU_SUBTYPE_SH7722
178dd0cd 501 default "33333333" if CPU_SUBTYPE_SH7770 || CPU_SUBTYPE_SH7723 || \
9d4436a6 502 CPU_SUBTYPE_SH7760 || CPU_SUBTYPE_SH7705 || \
a8f67f4b 503 CPU_SUBTYPE_SH7203 || CPU_SUBTYPE_SH7206 || \
a4b1fddc 504 CPU_SUBTYPE_SH7263 || CPU_SUBTYPE_MXG || \
47785414 505 CPU_SUBTYPE_SH7786 || CPU_SUBTYPE_SH7724
05627486 506 default "60000000" if CPU_SUBTYPE_SH7751 || CPU_SUBTYPE_SH7751R
cad82448 507 default "66000000" if CPU_SUBTYPE_SH4_202
05627486 508 default "50000000"
1da177e4 509 help
cad82448
PM
510 This option is used to specify the peripheral clock frequency.
511 This is necessary for determining the reference clock value on
512 platforms lacking an RTC.
1da177e4 513
36aa1e32
PM
514config SH_CLK_CPG
515 def_bool y
516
253b0887 517config SH_CLK_CPG_LEGACY
36aa1e32 518 depends on SH_CLK_CPG
46e9371c 519 def_bool y if !CPU_SUBTYPE_SH7785 && !ARCH_SHMOBILE
253b0887 520
9d4436a6
YS
521config SH_CLK_MD
522 int "CPU Mode Pin Setting"
6d01f510 523 depends on CPU_SH2
357d5946
PM
524 default 6 if CPU_SUBTYPE_SH7206
525 default 5 if CPU_SUBTYPE_SH7619
526 default 0
9d4436a6 527 help
11cbb70e 528 MD2 - MD0 pin setting.
9d4436a6 529
57be2b48
PM
530source "kernel/time/Kconfig"
531
32351a28
PM
532endmenu
533
cad82448
PM
534menu "CPU Frequency scaling"
535
536source "drivers/cpufreq/Kconfig"
1da177e4 537
cad82448
PM
538config SH_CPU_FREQ
539 tristate "SuperH CPU Frequency driver"
cb5ec75b 540 depends on CPU_FREQ
cad82448 541 select CPU_FREQ_TABLE
1da177e4 542 help
8a655053
PM
543 This adds the cpufreq driver for SuperH. Any CPU that supports
544 clock rate rounding through the clock framework can use this
545 driver. While it will make the kernel slightly larger, this is
546 harmless for CPUs that don't support rate rounding. The driver
547 will also generate a notice in the boot log before disabling
548 itself if the CPU in question is not capable of rate rounding.
1da177e4 549
cad82448 550 For details, take a look at <file:Documentation/cpu-freq>.
1da177e4
LT
551
552 If unsure, say N.
553
cad82448
PM
554endmenu
555
9f5e8eee
PM
556source "arch/sh/drivers/Kconfig"
557
cad82448 558endmenu
1da177e4 559
cad82448
PM
560menu "Kernel features"
561
91b91d01
PM
562source kernel/Kconfig.hz
563
cad82448
PM
564config KEXEC
565 bool "kexec system call (EXPERIMENTAL)"
f36b59d1 566 depends on SUPERH32 && EXPERIMENTAL && MMU
1da177e4 567 help
cad82448
PM
568 kexec is a system call that implements the ability to shutdown your
569 current kernel, and to start another kernel. It is like a reboot
1f1332f7 570 but it is independent of the system firmware. And like a reboot
cad82448
PM
571 you can start any kernel with it, not just Linux.
572
1f1332f7 573 The name comes from the similarity to the exec system call.
cad82448
PM
574
575 It is an ongoing process to be certain the hardware in a machine
576 is properly shutdown, so do not be surprised if this code does not
577 initially work for you. It may help to enable device hotplugging
578 support. As of this writing the exact hardware interface is
579 strongly in flux, so no good recommendation can be made.
580
4d5ade5b
PM
581config CRASH_DUMP
582 bool "kernel crash dumps (EXPERIMENTAL)"
640f7487 583 depends on SUPERH32 && EXPERIMENTAL
4d5ade5b
PM
584 help
585 Generate crash dump after being started by kexec.
586 This should be normally only set in special crash dump kernels
587 which are loaded in the main kernel with kexec-tools into
588 a specially reserved region and then later executed after
589 a crash by kdump/kexec. The crash dump kernel must be compiled
590 to a memory address not used by the main kernel using
591 MEMORY_START.
592
593 For more details see Documentation/kdump/kdump.txt
594
b7cf6ddc
MD
595config KEXEC_JUMP
596 bool "kexec jump (EXPERIMENTAL)"
597 depends on SUPERH32 && KEXEC && HIBERNATION && EXPERIMENTAL
598 help
599 Jump between original kernel and kexeced kernel and invoke
600 code via KEXEC
601
c4637d47
PM
602config SECCOMP
603 bool "Enable seccomp to safely compute untrusted bytecode"
604 depends on PROC_FS
c4637d47
PM
605 help
606 This kernel feature is useful for number crunching applications
607 that may need to compute untrusted bytecode during their
608 execution. By using pipes or other transports made available to
609 the process as file descriptors supporting the read/write
610 syscalls, it's possible to isolate those applications in
611 their own address space using seccomp. Once seccomp is
612 enabled via prctl, it cannot be disabled and the task is only
613 allowed to execute a few safe syscalls defined by each seccomp
614 mode.
615
616 If unsure, say N.
617
1da177e4
LT
618config SMP
619 bool "Symmetric multi-processing support"
357d5946 620 depends on SYS_SUPPORTS_SMP
490f5de5 621 select USE_GENERIC_SMP_HELPERS
1da177e4
LT
622 ---help---
623 This enables support for systems with more than one CPU. If you have
624 a system with only one CPU, like most personal computers, say N. If
625 you have a system with more than one CPU, say Y.
626
627 If you say N here, the kernel will run on single and multiprocessor
628 machines, but will use only one CPU of a multiprocessor machine. If
629 you say Y here, the kernel will run on many, but not all,
630 singleprocessor machines. On a singleprocessor machine, the kernel
631 will run faster if you say N here.
632
633 People using multiprocessor machines who say Y here should also say
634 Y to "Enhanced Real Time Clock Support", below.
635
03502faa
AB
636 See also <file:Documentation/nmi_watchdog.txt> and the SMP-HOWTO
637 available at <http://www.tldp.org/docs.html#howto>.
1da177e4
LT
638
639 If you don't know what to do here, say N.
640
641config NR_CPUS
642 int "Maximum number of CPUs (2-32)"
643 range 2 32
644 depends on SMP
2b1bd1ac 645 default "4" if CPU_SHX3
1da177e4
LT
646 default "2"
647 help
648 This allows you to specify the maximum number of CPUs which this
649 kernel will support. The maximum supported value is 32 and the
650 minimum value which makes sense is 2.
651
652 This is purely to save memory - each supported CPU adds
653 approximately eight kilobytes to the kernel image.
654
91b91d01
PM
655source "kernel/Kconfig.preempt"
656
83662461
PM
657config GUSA
658 def_bool y
1efe4ce3 659 depends on !SMP && SUPERH32
83662461
PM
660 help
661 This enables support for gUSA (general UserSpace Atomicity).
662 This is the default implementation for both UP and non-ll/sc
663 CPUs, and is used by the libc, amongst others.
664
665 For additional information, design information can be found
666 in <http://lc.linux.or.jp/lc2002/papers/niibe0919p.pdf>.
667
668 This should only be disabled for special cases where alternate
669 atomicity implementations exist.
670
1efe4ce3
SM
671config GUSA_RB
672 bool "Implement atomic operations by roll-back (gRB) (EXPERIMENTAL)"
673 depends on GUSA && CPU_SH3 || (CPU_SH4 && !CPU_SH4A)
674 help
675 Enabling this option will allow the kernel to implement some
692105b8 676 atomic operations using a software implementation of load-locked/
1efe4ce3
SM
677 store-conditional (LLSC). On machines which do not have hardware
678 LLSC, this should be more efficient than the other alternative of
692105b8 679 disabling interrupts around the atomic sequence.
1efe4ce3 680
54ff328b
PM
681config SPARSE_IRQ
682 bool "Support sparse irq numbering"
683 depends on EXPERIMENTAL
684 help
685 This enables support for sparse irqs. This is useful in general
686 as most CPUs have a fairly sparse array of IRQ vectors, which
687 the irq_desc then maps directly on to. Systems with a high
688 number of off-chip IRQs will want to treat this as
689 experimental until they have been independently verified.
690
691 If you don't know what to do here, say N.
692
cad82448 693endmenu
1da177e4 694
cad82448 695menu "Boot options"
1da177e4 696
cad82448 697config ZERO_PAGE_OFFSET
b412a49a
PM
698 hex
699 default "0x00010000" if PAGE_SIZE_64KB || SH_RTS7751R2D || \
700 SH_7751_SOLUTION_ENGINE
701 default "0x00004000" if PAGE_SIZE_16KB || SH_SH03
7a847f81 702 default "0x00002000" if PAGE_SIZE_8KB
cad82448 703 default "0x00001000"
1da177e4 704 help
cad82448 705 This sets the default offset of zero page.
1da177e4 706
cad82448 707config BOOT_LINK_OFFSET
b412a49a
PM
708 hex
709 default "0x00210000" if SH_SHMIN
a2e76c80 710 default "0x00400000" if SH_CAYMAN
b412a49a
PM
711 default "0x00810000" if SH_7780_SOLUTION_ENGINE
712 default "0x009e0000" if SH_TITAN
713 default "0x01800000" if SH_SDK7780
714 default "0x02000000" if SH_EDOSK7760
cad82448
PM
715 default "0x00800000"
716 help
717 This option allows you to set the link address offset of the zImage.
718 This can be useful if you are on a board which has a small amount of
719 memory.
1da177e4 720
b412a49a
PM
721config ENTRY_OFFSET
722 hex
723 default "0x00001000" if PAGE_SIZE_4KB
724 default "0x00002000" if PAGE_SIZE_8KB
725 default "0x00004000" if PAGE_SIZE_16KB
726 default "0x00010000" if PAGE_SIZE_64KB
727 default "0x00000000"
728
cad82448
PM
729config UBC_WAKEUP
730 bool "Wakeup UBC on startup"
0e3a9aab 731 depends on CPU_SH4 && !CPU_SH4A
cad82448
PM
732 help
733 Selecting this option will wakeup the User Break Controller (UBC) on
734 startup. Although the UBC is left in an awake state when the processor
735 comes up, some boot loaders misbehave by putting the UBC to sleep in a
736 power saving state, which causes issues with things like ptrace().
1da177e4 737
cad82448 738 If unsure, say N.
1da177e4 739
cad82448
PM
740config CMDLINE_BOOL
741 bool "Default bootloader kernel arguments"
1da177e4 742
cad82448
PM
743config CMDLINE
744 string "Initial kernel command string"
745 depends on CMDLINE_BOOL
746 default "console=ttySC1,115200"
1da177e4
LT
747
748endmenu
749
cad82448 750menu "Bus options"
1da177e4 751
cad82448
PM
752config SUPERHYWAY
753 tristate "SuperHyway Bus support"
754 depends on CPU_SUBTYPE_SH4_202
1da177e4 755
17be2d2b 756config MAPLE
e16038ab
PM
757 bool "Maple Bus support"
758 depends on SH_DREAMCAST
759 help
760 The Maple Bus is SEGA's serial communication bus for peripherals
761 on the Dreamcast. Without this bus support you won't be able to
762 get your Dreamcast keyboard etc to work, so most users
763 probably want to say 'Y' here, unless you are only using the
764 Dreamcast with a serial line terminal or a remote network
765 connection.
17be2d2b 766
1da177e4
LT
767source "arch/sh/drivers/pci/Kconfig"
768
e16038ab
PM
769source "drivers/pci/pcie/Kconfig"
770
1da177e4
LT
771source "drivers/pci/Kconfig"
772
773source "drivers/pcmcia/Kconfig"
774
775source "drivers/pci/hotplug/Kconfig"
776
777endmenu
778
779menu "Executable file formats"
780
781source "fs/Kconfig.binfmt"
782
783endmenu
784
3aa770e7 785menu "Power management options (EXPERIMENTAL)"
af998a9a 786depends on EXPERIMENTAL
f4cb5700 787
c6f17cb2
MD
788source "kernel/power/Kconfig"
789
790source "drivers/cpuidle/Kconfig"
3aa770e7 791
3aa770e7
AS
792endmenu
793
d5950b43
SR
794source "net/Kconfig"
795
1da177e4
LT
796source "drivers/Kconfig"
797
798source "fs/Kconfig"
799
1da177e4
LT
800source "arch/sh/Kconfig.debug"
801
802source "security/Kconfig"
803
804source "crypto/Kconfig"
805
806source "lib/Kconfig"