License cleanup: add SPDX GPL-2.0 license identifier to files with no license
[linux-block.git] / arch / s390 / kernel / cache.c
CommitLineData
b2441318 1// SPDX-License-Identifier: GPL-2.0
881730ad
HC
2/*
3 * Extract CPU cache information and expose them via sysfs.
4 *
5 * Copyright IBM Corp. 2012
6 * Author(s): Heiko Carstens <heiko.carstens@de.ibm.com>
7 */
8
6668022c 9#include <linux/seq_file.h>
881730ad 10#include <linux/cpu.h>
d97d929f 11#include <linux/cacheinfo.h>
881730ad
HC
12#include <asm/facility.h>
13
881730ad
HC
14enum {
15 CACHE_SCOPE_NOTEXISTS,
16 CACHE_SCOPE_PRIVATE,
17 CACHE_SCOPE_SHARED,
18 CACHE_SCOPE_RESERVED,
19};
20
21enum {
d97d929f
SH
22 CTYPE_SEPARATE,
23 CTYPE_DATA,
24 CTYPE_INSTRUCTION,
25 CTYPE_UNIFIED,
881730ad
HC
26};
27
28enum {
29 EXTRACT_TOPOLOGY,
30 EXTRACT_LINE_SIZE,
31 EXTRACT_SIZE,
32 EXTRACT_ASSOCIATIVITY,
33};
34
35enum {
36 CACHE_TI_UNIFIED = 0,
d18f99c2
HC
37 CACHE_TI_DATA = 0,
38 CACHE_TI_INSTRUCTION,
881730ad
HC
39};
40
41struct cache_info {
42 unsigned char : 4;
43 unsigned char scope : 2;
44 unsigned char type : 2;
45};
46
47#define CACHE_MAX_LEVEL 8
881730ad
HC
48union cache_topology {
49 struct cache_info ci[CACHE_MAX_LEVEL];
50 unsigned long long raw;
51};
52
53static const char * const cache_type_string[] = {
d97d929f 54 "",
881730ad 55 "Instruction",
d97d929f
SH
56 "Data",
57 "",
881730ad
HC
58 "Unified",
59};
60
d97d929f
SH
61static const enum cache_type cache_type_map[] = {
62 [CTYPE_SEPARATE] = CACHE_TYPE_SEPARATE,
63 [CTYPE_DATA] = CACHE_TYPE_DATA,
64 [CTYPE_INSTRUCTION] = CACHE_TYPE_INST,
65 [CTYPE_UNIFIED] = CACHE_TYPE_UNIFIED,
66};
881730ad 67
6668022c
HC
68void show_cacheinfo(struct seq_file *m)
69{
45cce4cc 70 struct cpu_cacheinfo *this_cpu_ci;
d97d929f 71 struct cacheinfo *cache;
45cce4cc 72 int idx;
6668022c 73
77bb36e5
HC
74 if (!test_facility(34))
75 return;
45cce4cc 76 this_cpu_ci = get_cpu_cacheinfo(cpumask_any(cpu_online_mask));
d97d929f
SH
77 for (idx = 0; idx < this_cpu_ci->num_leaves; idx++) {
78 cache = this_cpu_ci->info_list + idx;
79 seq_printf(m, "cache%-11d: ", idx);
6668022c
HC
80 seq_printf(m, "level=%d ", cache->level);
81 seq_printf(m, "type=%s ", cache_type_string[cache->type]);
d97d929f
SH
82 seq_printf(m, "scope=%s ",
83 cache->disable_sysfs ? "Shared" : "Private");
84 seq_printf(m, "size=%dK ", cache->size >> 10);
85 seq_printf(m, "line_size=%u ", cache->coherency_line_size);
86 seq_printf(m, "associativity=%d", cache->ways_of_associativity);
6668022c 87 seq_puts(m, "\n");
6668022c
HC
88 }
89}
90
d97d929f
SH
91static inline enum cache_type get_cache_type(struct cache_info *ci, int level)
92{
93 if (level >= CACHE_MAX_LEVEL)
94 return CACHE_TYPE_NOCACHE;
d97d929f 95 ci += level;
d97d929f
SH
96 if (ci->scope != CACHE_SCOPE_SHARED && ci->scope != CACHE_SCOPE_PRIVATE)
97 return CACHE_TYPE_NOCACHE;
d97d929f
SH
98 return cache_type_map[ci->type];
99}
100
881730ad
HC
101static inline unsigned long ecag(int ai, int li, int ti)
102{
097a116c 103 return __ecag(ECAG_CACHE_ATTRIBUTE, ai << 4 | li << 1 | ti);
881730ad
HC
104}
105
d97d929f 106static void ci_leaf_init(struct cacheinfo *this_leaf, int private,
4fd4f1c7 107 enum cache_type type, unsigned int level, int cpu)
881730ad 108{
d97d929f 109 int ti, num_sets;
881730ad 110
d97d929f 111 if (type == CACHE_TYPE_INST)
d18f99c2
HC
112 ti = CACHE_TI_INSTRUCTION;
113 else
114 ti = CACHE_TI_UNIFIED;
d97d929f
SH
115 this_leaf->level = level + 1;
116 this_leaf->type = type;
117 this_leaf->coherency_line_size = ecag(EXTRACT_LINE_SIZE, level, ti);
f4dce5c9 118 this_leaf->ways_of_associativity = ecag(EXTRACT_ASSOCIATIVITY, level, ti);
d97d929f 119 this_leaf->size = ecag(EXTRACT_SIZE, level, ti);
d97d929f
SH
120 num_sets = this_leaf->size / this_leaf->coherency_line_size;
121 num_sets /= this_leaf->ways_of_associativity;
122 this_leaf->number_of_sets = num_sets;
123 cpumask_set_cpu(cpu, &this_leaf->shared_cpu_map);
124 if (!private)
125 this_leaf->disable_sysfs = true;
881730ad 126}
881730ad 127
d97d929f 128int init_cache_level(unsigned int cpu)
881730ad 129{
d97d929f
SH
130 struct cpu_cacheinfo *this_cpu_ci = get_cpu_cacheinfo(cpu);
131 unsigned int level = 0, leaves = 0;
132 union cache_topology ct;
133 enum cache_type ctype;
881730ad 134
0b991f5c
HC
135 if (!test_facility(34))
136 return -EOPNOTSUPP;
d97d929f
SH
137 if (!this_cpu_ci)
138 return -EINVAL;
d97d929f
SH
139 ct.raw = ecag(EXTRACT_TOPOLOGY, 0, 0);
140 do {
141 ctype = get_cache_type(&ct.ci[0], level);
142 if (ctype == CACHE_TYPE_NOCACHE)
6668022c 143 break;
d97d929f
SH
144 /* Separate instruction and data caches */
145 leaves += (ctype == CACHE_TYPE_SEPARATE) ? 2 : 1;
146 } while (++level < CACHE_MAX_LEVEL);
d97d929f
SH
147 this_cpu_ci->num_levels = level;
148 this_cpu_ci->num_leaves = leaves;
d97d929f 149 return 0;
881730ad
HC
150}
151
d97d929f 152int populate_cache_leaves(unsigned int cpu)
881730ad 153{
f4dce5c9
HC
154 struct cpu_cacheinfo *this_cpu_ci = get_cpu_cacheinfo(cpu);
155 struct cacheinfo *this_leaf = this_cpu_ci->info_list;
d97d929f
SH
156 unsigned int level, idx, pvt;
157 union cache_topology ct;
158 enum cache_type ctype;
881730ad 159
77bb36e5
HC
160 if (!test_facility(34))
161 return -EOPNOTSUPP;
d97d929f
SH
162 ct.raw = ecag(EXTRACT_TOPOLOGY, 0, 0);
163 for (idx = 0, level = 0; level < this_cpu_ci->num_levels &&
164 idx < this_cpu_ci->num_leaves; idx++, level++) {
165 if (!this_leaf)
166 return -EINVAL;
d97d929f
SH
167 pvt = (ct.ci[level].scope == CACHE_SCOPE_PRIVATE) ? 1 : 0;
168 ctype = get_cache_type(&ct.ci[0], level);
169 if (ctype == CACHE_TYPE_SEPARATE) {
4fd4f1c7
HC
170 ci_leaf_init(this_leaf++, pvt, CACHE_TYPE_DATA, level, cpu);
171 ci_leaf_init(this_leaf++, pvt, CACHE_TYPE_INST, level, cpu);
d97d929f 172 } else {
4fd4f1c7 173 ci_leaf_init(this_leaf++, pvt, ctype, level, cpu);
d97d929f 174 }
881730ad 175 }
881730ad
HC
176 return 0;
177}