riscv: add as-options for modules with assembly compontents
[linux-2.6-block.git] / arch / riscv / Makefile
CommitLineData
fbe934d6 1# This file is included by the global makefile so that you can add your own
8212f898 2# architecture-specific flags and dependencies.
fbe934d6
PD
3#
4# This file is subject to the terms and conditions of the GNU General Public
5# License. See the file "COPYING" in the main directory of this archive
6# for more details.
7#
8
fbe934d6
PD
9OBJCOPYFLAGS := -O binary
10LDFLAGS_vmlinux :=
a1d2a6b4
AK
11ifeq ($(CONFIG_DYNAMIC_FTRACE),y)
12 LDFLAGS_vmlinux := --no-relax
afc76b8b
GR
13 KBUILD_CPPFLAGS += -DCC_USING_PATCHABLE_FUNCTION_ENTRY
14 CC_FLAGS_FTRACE := -fpatchable-function-entry=8
a1d2a6b4 15endif
aad15bc8 16
5d2388db 17ifeq ($(CONFIG_CMODEL_MEDLOW),y)
aad15bc8
VC
18KBUILD_CFLAGS_MODULE += -mcmodel=medany
19endif
fbe934d6 20
fbe934d6
PD
21export BITS
22ifeq ($(CONFIG_ARCH_RV64I),y)
23 BITS := 64
24 UTS_MACHINE := riscv64
25
26 KBUILD_CFLAGS += -mabi=lp64
27 KBUILD_AFLAGS += -mabi=lp64
a89757da 28
d503ac53 29 KBUILD_LDFLAGS += -melf64lriscv
fbe934d6
PD
30else
31 BITS := 32
32 UTS_MACHINE := riscv32
33
34 KBUILD_CFLAGS += -mabi=ilp32
35 KBUILD_AFLAGS += -mabi=ilp32
d503ac53 36 KBUILD_LDFLAGS += -melf32lriscv
fbe934d6
PD
37endif
38
ec3a5cb6
KR
39ifeq ($(CONFIG_LD_IS_LLD),y)
40 KBUILD_CFLAGS += -mno-relax
41 KBUILD_AFLAGS += -mno-relax
52cc02b9 42ifndef CONFIG_AS_IS_LLVM
ec3a5cb6
KR
43 KBUILD_CFLAGS += -Wa,-mno-relax
44 KBUILD_AFLAGS += -Wa,-mno-relax
45endif
46endif
47
e8be5302 48# ISA string setting
09afac77
CH
49riscv-march-$(CONFIG_ARCH_RV32I) := rv32ima
50riscv-march-$(CONFIG_ARCH_RV64I) := rv64ima
9671f706 51riscv-march-$(CONFIG_FPU) := $(riscv-march-y)fd
e8be5302 52riscv-march-$(CONFIG_RISCV_ISA_C) := $(riscv-march-y)c
6df2a016
AJ
53
54# Newer binutils versions default to ISA spec version 20191213 which moves some
55# instructions from the I extension to the Zicsr and Zifencei extensions.
56toolchain-need-zicsr-zifencei := $(call cc-option-yn, -march=$(riscv-march-y)_zicsr_zifencei)
57riscv-march-$(toolchain-need-zicsr-zifencei) := $(riscv-march-y)_zicsr_zifencei
58
e8be5302
AK
59KBUILD_CFLAGS += -march=$(subst fd,,$(riscv-march-y))
60KBUILD_AFLAGS += -march=$(riscv-march-y)
fbe934d6 61
fbe934d6
PD
62KBUILD_CFLAGS += -mno-save-restore
63KBUILD_CFLAGS += -DCONFIG_PAGE_OFFSET=$(CONFIG_PAGE_OFFSET)
64
65ifeq ($(CONFIG_CMODEL_MEDLOW),y)
66 KBUILD_CFLAGS += -mcmodel=medlow
67endif
68ifeq ($(CONFIG_CMODEL_MEDANY),y)
69 KBUILD_CFLAGS += -mcmodel=medany
70endif
dbeb90b0
MH
71ifeq ($(CONFIG_PERF_EVENTS),y)
72 KBUILD_CFLAGS += -fno-omit-frame-pointer
73endif
ab1ef68e
ZL
74
75KBUILD_CFLAGS_MODULE += $(call cc-option,-mno-relax)
c1f6eff3 76KBUILD_AFLAGS_MODULE += $(call as-option,-Wa$(comma)-mno-relax)
fbe934d6
PD
77
78# GCC versions that support the "-mstrict-align" option default to allowing
79# unaligned accesses. While unaligned accesses are explicitly allowed in the
80# RISC-V ISA, they're emulated by machine mode traps on all extant
81# architectures. It's faster to have GCC emit only aligned accesses.
82KBUILD_CFLAGS += $(call cc-option,-mstrict-align)
83
fea2fed2
GR
84ifeq ($(CONFIG_STACKPROTECTOR_PER_TASK),y)
85prepare: stack_protector_prepare
86stack_protector_prepare: prepare0
87 $(eval KBUILD_CFLAGS += -mstack-protector-guard=tls \
88 -mstack-protector-guard-reg=tp \
89 -mstack-protector-guard-offset=$(shell \
90 awk '{if ($$2 == "TSK_STACK_CANARY") print $$3;}' \
91 include/generated/asm-offsets.h))
92endif
93
889d746e
LVO
94# arch specific predefines for sparse
95CHECKFLAGS += -D__riscv -D__riscv_xlen=$(BITS)
96
c0fbcd99
AP
97# Default target when executing plain make
98boot := arch/riscv/boot
44c92257
VW
99ifeq ($(CONFIG_XIP_KERNEL),y)
100KBUILD_IMAGE := $(boot)/xipImage
101else
c0fbcd99 102KBUILD_IMAGE := $(boot)/Image.gz
44c92257 103endif
c0fbcd99 104
fbe934d6
PD
105head-y := arch/riscv/kernel/head.o
106
fbe934d6 107libs-y += arch/riscv/lib/
d7071743 108libs-$(CONFIG_EFI_STUB) += $(objtree)/drivers/firmware/efi/libstub/lib.a
fbe934d6 109
f157d411
DA
110PHONY += vdso_install
111vdso_install:
112 $(Q)$(MAKE) $(build)=arch/riscv/kernel/vdso $@
0715372a
GR
113 $(if $(CONFIG_COMPAT),$(Q)$(MAKE) \
114 $(build)=arch/riscv/kernel/compat_vdso $@)
f157d411 115
5a19c7e0 116ifeq ($(KBUILD_EXTMOD),)
a290f510 117ifeq ($(CONFIG_MMU),y)
fde9c59a
SA
118prepare: vdso_prepare
119vdso_prepare: prepare0
120 $(Q)$(MAKE) $(build)=arch/riscv/kernel/vdso include/generated/vdso-offsets.h
0715372a
GR
121 $(if $(CONFIG_COMPAT),$(Q)$(MAKE) \
122 $(build)=arch/riscv/kernel/compat_vdso include/generated/compat_vdso-offsets.h)
123
a290f510 124endif
5a19c7e0 125endif
fde9c59a 126
44c92257 127ifneq ($(CONFIG_XIP_KERNEL),y)
08734e05 128ifeq ($(CONFIG_RISCV_M_MODE)$(CONFIG_SOC_CANAAN),yy)
37809df4 129KBUILD_IMAGE := $(boot)/loader.bin
405fe7aa
CH
130else
131KBUILD_IMAGE := $(boot)/Image.gz
132endif
44c92257
VW
133endif
134BOOT_TARGETS := Image Image.gz loader loader.bin xipImage
c0fbcd99 135
405fe7aa 136all: $(notdir $(KBUILD_IMAGE))
c0fbcd99 137
405fe7aa 138$(BOOT_TARGETS): vmlinux
c0fbcd99 139 $(Q)$(MAKE) $(build)=$(boot) $(boot)/$@
405fe7aa 140 @$(kecho) ' Kernel: $(boot)/$@ is ready'
c0fbcd99 141
c18d7c17
KW
142Image.%: Image
143 $(Q)$(MAKE) $(build)=$(boot) $(boot)/$@
144
f774f5bb
MY
145install: KBUILD_IMAGE := $(boot)/Image
146zinstall: KBUILD_IMAGE := $(boot)/Image.gz
399c1ec8 147install zinstall:
f774f5bb 148 $(call cmd,install)
2c42bcbb 149
5d4595db
RD
150PHONY += rv32_randconfig
151rv32_randconfig:
152 $(Q)$(MAKE) KCONFIG_ALLCONFIG=$(srctree)/arch/riscv/configs/32-bit.config \
153 -f $(srctree)/Makefile randconfig
154
155PHONY += rv64_randconfig
156rv64_randconfig:
157 $(Q)$(MAKE) KCONFIG_ALLCONFIG=$(srctree)/arch/riscv/configs/64-bit.config \
158 -f $(srctree)/Makefile randconfig
72f045d1
GR
159
160PHONY += rv32_defconfig
161rv32_defconfig:
162 $(Q)$(MAKE) -f $(srctree)/Makefile defconfig 32-bit.config