riscv: Fix compressed Image formats build
[linux-2.6-block.git] / arch / riscv / Makefile
CommitLineData
fbe934d6
PD
1# This file is included by the global makefile so that you can add your own
2# architecture-specific flags and dependencies. Remember to do have actions
3# for "archclean" and "archdep" for cleaning up and making dependencies for
4# this architecture
5#
6# This file is subject to the terms and conditions of the GNU General Public
7# License. See the file "COPYING" in the main directory of this archive
8# for more details.
9#
10
fbe934d6
PD
11OBJCOPYFLAGS := -O binary
12LDFLAGS_vmlinux :=
a1d2a6b4
AK
13ifeq ($(CONFIG_DYNAMIC_FTRACE),y)
14 LDFLAGS_vmlinux := --no-relax
15endif
aad15bc8
VC
16
17ifeq ($(CONFIG_64BIT)$(CONFIG_CMODEL_MEDLOW),yy)
18KBUILD_CFLAGS_MODULE += -mcmodel=medany
19endif
fbe934d6 20
fbe934d6
PD
21export BITS
22ifeq ($(CONFIG_ARCH_RV64I),y)
23 BITS := 64
24 UTS_MACHINE := riscv64
25
26 KBUILD_CFLAGS += -mabi=lp64
27 KBUILD_AFLAGS += -mabi=lp64
a89757da 28
d503ac53 29 KBUILD_LDFLAGS += -melf64lriscv
fbe934d6
PD
30else
31 BITS := 32
32 UTS_MACHINE := riscv32
33
34 KBUILD_CFLAGS += -mabi=ilp32
35 KBUILD_AFLAGS += -mabi=ilp32
d503ac53 36 KBUILD_LDFLAGS += -melf32lriscv
fbe934d6
PD
37endif
38
e8be5302 39# ISA string setting
09afac77
CH
40riscv-march-$(CONFIG_ARCH_RV32I) := rv32ima
41riscv-march-$(CONFIG_ARCH_RV64I) := rv64ima
9671f706 42riscv-march-$(CONFIG_FPU) := $(riscv-march-y)fd
e8be5302
AK
43riscv-march-$(CONFIG_RISCV_ISA_C) := $(riscv-march-y)c
44KBUILD_CFLAGS += -march=$(subst fd,,$(riscv-march-y))
45KBUILD_AFLAGS += -march=$(riscv-march-y)
fbe934d6 46
fbe934d6
PD
47KBUILD_CFLAGS += -mno-save-restore
48KBUILD_CFLAGS += -DCONFIG_PAGE_OFFSET=$(CONFIG_PAGE_OFFSET)
49
50ifeq ($(CONFIG_CMODEL_MEDLOW),y)
51 KBUILD_CFLAGS += -mcmodel=medlow
52endif
53ifeq ($(CONFIG_CMODEL_MEDANY),y)
54 KBUILD_CFLAGS += -mcmodel=medany
55endif
dbeb90b0
MH
56ifeq ($(CONFIG_PERF_EVENTS),y)
57 KBUILD_CFLAGS += -fno-omit-frame-pointer
58endif
ab1ef68e
ZL
59
60KBUILD_CFLAGS_MODULE += $(call cc-option,-mno-relax)
fbe934d6
PD
61
62# GCC versions that support the "-mstrict-align" option default to allowing
63# unaligned accesses. While unaligned accesses are explicitly allowed in the
64# RISC-V ISA, they're emulated by machine mode traps on all extant
65# architectures. It's faster to have GCC emit only aligned accesses.
66KBUILD_CFLAGS += $(call cc-option,-mstrict-align)
67
889d746e
LVO
68# arch specific predefines for sparse
69CHECKFLAGS += -D__riscv -D__riscv_xlen=$(BITS)
70
c0fbcd99
AP
71# Default target when executing plain make
72boot := arch/riscv/boot
73KBUILD_IMAGE := $(boot)/Image.gz
74
fbe934d6
PD
75head-y := arch/riscv/kernel/head.o
76
909548d6 77core-y += arch/riscv/
fbe934d6
PD
78
79libs-y += arch/riscv/lib/
d7071743 80libs-$(CONFIG_EFI_STUB) += $(objtree)/drivers/firmware/efi/libstub/lib.a
fbe934d6 81
f157d411
DA
82PHONY += vdso_install
83vdso_install:
84 $(Q)$(MAKE) $(build)=arch/riscv/kernel/vdso $@
85
37809df4
CH
86ifeq ($(CONFIG_RISCV_M_MODE)$(CONFIG_SOC_KENDRYTE),yy)
87KBUILD_IMAGE := $(boot)/loader.bin
405fe7aa
CH
88else
89KBUILD_IMAGE := $(boot)/Image.gz
90endif
37809df4 91BOOT_TARGETS := Image Image.gz loader loader.bin
c0fbcd99 92
405fe7aa 93all: $(notdir $(KBUILD_IMAGE))
c0fbcd99 94
405fe7aa 95$(BOOT_TARGETS): vmlinux
c0fbcd99 96 $(Q)$(MAKE) $(build)=$(boot) $(boot)/$@
405fe7aa 97 @$(kecho) ' Kernel: $(boot)/$@ is ready'
c0fbcd99 98
c18d7c17
KW
99Image.%: Image
100 $(Q)$(MAKE) $(build)=$(boot) $(boot)/$@
101
c0fbcd99
AP
102zinstall install:
103 $(Q)$(MAKE) $(build)=$(boot) $@