projects / linux-2.6-block.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
genirq/irqdomain: Allow irq domain aliasing
[linux-2.6-block.git] / arch / powerpc / sysdev / ipic.c
CommitLineData
1da177e4 1/*
f30c2269 2 * arch/powerpc/sysdev/ipic.c
1da177e4
LT		 3 *
4 * IPIC routines implementations.
5 *
6 * Copyright 2005 Freescale Semiconductor, Inc.
7 *
8 * This program is free software; you can redistribute it and/or modify it
9 * under the terms of the GNU General Public License as published by the
10 * Free Software Foundation; either version 2 of the License, or (at your
11 * option) any later version.
12 */
13#include <linux/kernel.h>
14#include <linux/init.h>
15#include <linux/errno.h>
16#include <linux/reboot.h>
17#include <linux/slab.h>
18#include <linux/stddef.h>
19#include <linux/sched.h>
20#include <linux/signal.h>
f5a592f7 21#include <linux/syscore_ops.h>
b9f0f1bb 22#include <linux/device.h>
b9f0f1bb 23#include <linux/spinlock.h>
d49747bd 24#include <linux/fsl_devices.h>
1da177e4
LT		 25#include <asm/irq.h>
26#include <asm/io.h>
b9f0f1bb 27#include <asm/prom.h>
1da177e4 28#include <asm/ipic.h>
1da177e4
LT		 29
30#include "ipic.h"
31
1da177e4 32static struct ipic * primary_ipic;
77d4309e 33static struct irq_chip ipic_level_irq_chip, ipic_edge_irq_chip;
a9e8bf21 34static DEFINE_RAW_SPINLOCK(ipic_lock);
1da177e4
LT		 35
36static struct ipic_info ipic_info[] = {
f03ca957 37 [1] = {
f03ca957
LY		 38 .mask = IPIC_SIMSR_H,
39 .prio = IPIC_SIPRR_C,
40 .force = IPIC_SIFCR_H,
41 .bit = 16,
42 .prio_mask = 0,
43 },
44 [2] = {
f03ca957
LY		 45 .mask = IPIC_SIMSR_H,
46 .prio = IPIC_SIPRR_C,
47 .force = IPIC_SIFCR_H,
48 .bit = 17,
49 .prio_mask = 1,
50 },
a7267d67
JR		 51 [3] = {
52 .mask = IPIC_SIMSR_H,
53 .prio = IPIC_SIPRR_C,
54 .force = IPIC_SIFCR_H,
55 .bit = 18,
56 .prio_mask = 2,
57 },
f03ca957 58 [4] = {
f03ca957
LY		 59 .mask = IPIC_SIMSR_H,
60 .prio = IPIC_SIPRR_C,
61 .force = IPIC_SIFCR_H,
62 .bit = 19,
63 .prio_mask = 3,
64 },
a7267d67
JR		 65 [5] = {
66 .mask = IPIC_SIMSR_H,
67 .prio = IPIC_SIPRR_C,
68 .force = IPIC_SIFCR_H,
69 .bit = 20,
70 .prio_mask = 4,
71 },
72 [6] = {
73 .mask = IPIC_SIMSR_H,
74 .prio = IPIC_SIPRR_C,
75 .force = IPIC_SIFCR_H,
76 .bit = 21,
77 .prio_mask = 5,
78 },
79 [7] = {
80 .mask = IPIC_SIMSR_H,
81 .prio = IPIC_SIPRR_C,
82 .force = IPIC_SIFCR_H,
83 .bit = 22,
84 .prio_mask = 6,
85 },
86 [8] = {
87 .mask = IPIC_SIMSR_H,
88 .prio = IPIC_SIPRR_C,
89 .force = IPIC_SIFCR_H,
90 .bit = 23,
91 .prio_mask = 7,
92 },
1da177e4 93 [9] = {
1da177e4
LT		 94 .mask = IPIC_SIMSR_H,
95 .prio = IPIC_SIPRR_D,
96 .force = IPIC_SIFCR_H,
97 .bit = 24,
98 .prio_mask = 0,
99 },
100 [10] = {
1da177e4
LT		 101 .mask = IPIC_SIMSR_H,
102 .prio = IPIC_SIPRR_D,
103 .force = IPIC_SIFCR_H,
104 .bit = 25,
105 .prio_mask = 1,
106 },
107 [11] = {
1da177e4
LT		 108 .mask = IPIC_SIMSR_H,
109 .prio = IPIC_SIPRR_D,
110 .force = IPIC_SIFCR_H,
111 .bit = 26,
112 .prio_mask = 2,
113 },
f03ca957 114 [12] = {
f03ca957
LY		 115 .mask = IPIC_SIMSR_H,
116 .prio = IPIC_SIPRR_D,
117 .force = IPIC_SIFCR_H,
118 .bit = 27,
119 .prio_mask = 3,
120 },
121 [13] = {
f03ca957
LY		 122 .mask = IPIC_SIMSR_H,
123 .prio = IPIC_SIPRR_D,
124 .force = IPIC_SIFCR_H,
125 .bit = 28,
126 .prio_mask = 4,
127 },
1da177e4 128 [14] = {
1da177e4
LT		 129 .mask = IPIC_SIMSR_H,
130 .prio = IPIC_SIPRR_D,
131 .force = IPIC_SIFCR_H,
132 .bit = 29,
133 .prio_mask = 5,
134 },
135 [15] = {
1da177e4
LT		 136 .mask = IPIC_SIMSR_H,
137 .prio = IPIC_SIPRR_D,
138 .force = IPIC_SIFCR_H,
139 .bit = 30,
140 .prio_mask = 6,
141 },
142 [16] = {
1da177e4
LT		 143 .mask = IPIC_SIMSR_H,
144 .prio = IPIC_SIPRR_D,
145 .force = IPIC_SIFCR_H,
146 .bit = 31,
147 .prio_mask = 7,
148 },
149 [17] = {
77d4309e 150 .ack = IPIC_SEPNR,
1da177e4
LT		 151 .mask = IPIC_SEMSR,
152 .prio = IPIC_SMPRR_A,
153 .force = IPIC_SEFCR,
154 .bit = 1,
155 .prio_mask = 5,
156 },
157 [18] = {
77d4309e 158 .ack = IPIC_SEPNR,
1da177e4
LT		 159 .mask = IPIC_SEMSR,
160 .prio = IPIC_SMPRR_A,
161 .force = IPIC_SEFCR,
162 .bit = 2,
163 .prio_mask = 6,
164 },
165 [19] = {
77d4309e 166 .ack = IPIC_SEPNR,
1da177e4
LT		 167 .mask = IPIC_SEMSR,
168 .prio = IPIC_SMPRR_A,
169 .force = IPIC_SEFCR,
170 .bit = 3,
171 .prio_mask = 7,
172 },
173 [20] = {
77d4309e 174 .ack = IPIC_SEPNR,
1da177e4
LT		 175 .mask = IPIC_SEMSR,
176 .prio = IPIC_SMPRR_B,
177 .force = IPIC_SEFCR,
178 .bit = 4,
179 .prio_mask = 4,
180 },
181 [21] = {
77d4309e 182 .ack = IPIC_SEPNR,
1da177e4
LT		 183 .mask = IPIC_SEMSR,
184 .prio = IPIC_SMPRR_B,
185 .force = IPIC_SEFCR,
186 .bit = 5,
187 .prio_mask = 5,
188 },
189 [22] = {
77d4309e 190 .ack = IPIC_SEPNR,
1da177e4
LT		 191 .mask = IPIC_SEMSR,
192 .prio = IPIC_SMPRR_B,
193 .force = IPIC_SEFCR,
194 .bit = 6,
195 .prio_mask = 6,
196 },
197 [23] = {
77d4309e 198 .ack = IPIC_SEPNR,
1da177e4
LT		 199 .mask = IPIC_SEMSR,
200 .prio = IPIC_SMPRR_B,
201 .force = IPIC_SEFCR,
202 .bit = 7,
203 .prio_mask = 7,
204 },
205 [32] = {
1da177e4
LT		 206 .mask = IPIC_SIMSR_H,
207 .prio = IPIC_SIPRR_A,
208 .force = IPIC_SIFCR_H,
209 .bit = 0,
210 .prio_mask = 0,
211 },
212 [33] = {
1da177e4
LT		 213 .mask = IPIC_SIMSR_H,
214 .prio = IPIC_SIPRR_A,
215 .force = IPIC_SIFCR_H,
216 .bit = 1,
217 .prio_mask = 1,
218 },
219 [34] = {
1da177e4
LT		 220 .mask = IPIC_SIMSR_H,
221 .prio = IPIC_SIPRR_A,
222 .force = IPIC_SIFCR_H,
223 .bit = 2,
224 .prio_mask = 2,
225 },
226 [35] = {
1da177e4
LT		 227 .mask = IPIC_SIMSR_H,
228 .prio = IPIC_SIPRR_A,
229 .force = IPIC_SIFCR_H,
230 .bit = 3,
231 .prio_mask = 3,
232 },
233 [36] = {
1da177e4
LT		 234 .mask = IPIC_SIMSR_H,
235 .prio = IPIC_SIPRR_A,
236 .force = IPIC_SIFCR_H,
237 .bit = 4,
238 .prio_mask = 4,
239 },
240 [37] = {
1da177e4
LT		 241 .mask = IPIC_SIMSR_H,
242 .prio = IPIC_SIPRR_A,
243 .force = IPIC_SIFCR_H,
244 .bit = 5,
245 .prio_mask = 5,
246 },
247 [38] = {
1da177e4
LT		 248 .mask = IPIC_SIMSR_H,
249 .prio = IPIC_SIPRR_A,
250 .force = IPIC_SIFCR_H,
251 .bit = 6,
252 .prio_mask = 6,
253 },
254 [39] = {
1da177e4
LT		 255 .mask = IPIC_SIMSR_H,
256 .prio = IPIC_SIPRR_A,
257 .force = IPIC_SIFCR_H,
258 .bit = 7,
259 .prio_mask = 7,
260 },
a7267d67
JR		 261 [40] = {
262 .mask = IPIC_SIMSR_H,
263 .prio = IPIC_SIPRR_B,
264 .force = IPIC_SIFCR_H,
265 .bit = 8,
266 .prio_mask = 0,
267 },
268 [41] = {
269 .mask = IPIC_SIMSR_H,
270 .prio = IPIC_SIPRR_B,
271 .force = IPIC_SIFCR_H,
272 .bit = 9,
273 .prio_mask = 1,
274 },
f03ca957 275 [42] = {
f03ca957
LY		 276 .mask = IPIC_SIMSR_H,
277 .prio = IPIC_SIPRR_B,
278 .force = IPIC_SIFCR_H,
279 .bit = 10,
280 .prio_mask = 2,
281 },
a7267d67
JR		 282 [43] = {
283 .mask = IPIC_SIMSR_H,
284 .prio = IPIC_SIPRR_B,
285 .force = IPIC_SIFCR_H,
286 .bit = 11,
287 .prio_mask = 3,
288 },
f03ca957 289 [44] = {
f03ca957
LY		 290 .mask = IPIC_SIMSR_H,
291 .prio = IPIC_SIPRR_B,
292 .force = IPIC_SIFCR_H,
293 .bit = 12,
294 .prio_mask = 4,
295 },
296 [45] = {
f03ca957
LY		 297 .mask = IPIC_SIMSR_H,
298 .prio = IPIC_SIPRR_B,
299 .force = IPIC_SIFCR_H,
300 .bit = 13,
301 .prio_mask = 5,
302 },
303 [46] = {
f03ca957
LY		 304 .mask = IPIC_SIMSR_H,
305 .prio = IPIC_SIPRR_B,
306 .force = IPIC_SIFCR_H,
307 .bit = 14,
308 .prio_mask = 6,
309 },
310 [47] = {
f03ca957
LY		 311 .mask = IPIC_SIMSR_H,
312 .prio = IPIC_SIPRR_B,
313 .force = IPIC_SIFCR_H,
314 .bit = 15,
315 .prio_mask = 7,
316 },
1da177e4 317 [48] = {
1da177e4
LT		 318 .mask = IPIC_SEMSR,
319 .prio = IPIC_SMPRR_A,
320 .force = IPIC_SEFCR,
321 .bit = 0,
322 .prio_mask = 4,
323 },
324 [64] = {
1da177e4
LT		 325 .mask = IPIC_SIMSR_L,
326 .prio = IPIC_SMPRR_A,
327 .force = IPIC_SIFCR_L,
328 .bit = 0,
329 .prio_mask = 0,
330 },
331 [65] = {
1da177e4
LT		 332 .mask = IPIC_SIMSR_L,
333 .prio = IPIC_SMPRR_A,
334 .force = IPIC_SIFCR_L,
335 .bit = 1,
336 .prio_mask = 1,
337 },
338 [66] = {
1da177e4
LT		 339 .mask = IPIC_SIMSR_L,
340 .prio = IPIC_SMPRR_A,
341 .force = IPIC_SIFCR_L,
342 .bit = 2,
343 .prio_mask = 2,
344 },
345 [67] = {
1da177e4
LT		 346 .mask = IPIC_SIMSR_L,
347 .prio = IPIC_SMPRR_A,
348 .force = IPIC_SIFCR_L,
349 .bit = 3,
350 .prio_mask = 3,
351 },
352 [68] = {
1da177e4
LT		 353 .mask = IPIC_SIMSR_L,
354 .prio = IPIC_SMPRR_B,
355 .force = IPIC_SIFCR_L,
356 .bit = 4,
357 .prio_mask = 0,
358 },
359 [69] = {
1da177e4
LT		 360 .mask = IPIC_SIMSR_L,
361 .prio = IPIC_SMPRR_B,
362 .force = IPIC_SIFCR_L,
363 .bit = 5,
364 .prio_mask = 1,
365 },
366 [70] = {
1da177e4
LT		 367 .mask = IPIC_SIMSR_L,
368 .prio = IPIC_SMPRR_B,
369 .force = IPIC_SIFCR_L,
370 .bit = 6,
371 .prio_mask = 2,
372 },
373 [71] = {
1da177e4
LT		 374 .mask = IPIC_SIMSR_L,
375 .prio = IPIC_SMPRR_B,
376 .force = IPIC_SIFCR_L,
377 .bit = 7,
378 .prio_mask = 3,
379 },
380 [72] = {
1da177e4
LT		 381 .mask = IPIC_SIMSR_L,
382 .prio = 0,
383 .force = IPIC_SIFCR_L,
384 .bit = 8,
385 },
386 [73] = {
1da177e4
LT		 387 .mask = IPIC_SIMSR_L,
388 .prio = 0,
389 .force = IPIC_SIFCR_L,
390 .bit = 9,
391 },
392 [74] = {
1da177e4
LT		 393 .mask = IPIC_SIMSR_L,
394 .prio = 0,
395 .force = IPIC_SIFCR_L,
396 .bit = 10,
397 },
398 [75] = {
1da177e4
LT		 399 .mask = IPIC_SIMSR_L,
400 .prio = 0,
401 .force = IPIC_SIFCR_L,
402 .bit = 11,
403 },
404 [76] = {
1da177e4
LT		 405 .mask = IPIC_SIMSR_L,
406 .prio = 0,
407 .force = IPIC_SIFCR_L,
408 .bit = 12,
409 },
410 [77] = {
1da177e4
LT		 411 .mask = IPIC_SIMSR_L,
412 .prio = 0,
413 .force = IPIC_SIFCR_L,
414 .bit = 13,
415 },
416 [78] = {
1da177e4
LT		 417 .mask = IPIC_SIMSR_L,
418 .prio = 0,
419 .force = IPIC_SIFCR_L,
420 .bit = 14,
421 },
422 [79] = {
1da177e4
LT		 423 .mask = IPIC_SIMSR_L,
424 .prio = 0,
425 .force = IPIC_SIFCR_L,
426 .bit = 15,
427 },
428 [80] = {
1da177e4
LT		 429 .mask = IPIC_SIMSR_L,
430 .prio = 0,
431 .force = IPIC_SIFCR_L,
432 .bit = 16,
433 },
f03ca957 434 [81] = {
f03ca957
LY		 435 .mask = IPIC_SIMSR_L,
436 .prio = 0,
437 .force = IPIC_SIFCR_L,
438 .bit = 17,
439 },
440 [82] = {
f03ca957
LY		 441 .mask = IPIC_SIMSR_L,
442 .prio = 0,
443 .force = IPIC_SIFCR_L,
444 .bit = 18,
445 },
a7267d67
JR		 446 [83] = {
447 .mask = IPIC_SIMSR_L,
448 .prio = 0,
449 .force = IPIC_SIFCR_L,
450 .bit = 19,
451 },
1da177e4 452 [84] = {
1da177e4
LT		 453 .mask = IPIC_SIMSR_L,
454 .prio = 0,
455 .force = IPIC_SIFCR_L,
456 .bit = 20,
457 },
458 [85] = {
1da177e4
LT		 459 .mask = IPIC_SIMSR_L,
460 .prio = 0,
461 .force = IPIC_SIFCR_L,
462 .bit = 21,
463 },
f03ca957 464 [86] = {
f03ca957
LY		 465 .mask = IPIC_SIMSR_L,
466 .prio = 0,
467 .force = IPIC_SIFCR_L,
468 .bit = 22,
469 },
470 [87] = {
f03ca957
LY		 471 .mask = IPIC_SIMSR_L,
472 .prio = 0,
473 .force = IPIC_SIFCR_L,
474 .bit = 23,
475 },
476 [88] = {
f03ca957
LY		 477 .mask = IPIC_SIMSR_L,
478 .prio = 0,
479 .force = IPIC_SIFCR_L,
480 .bit = 24,
481 },
482 [89] = {
f03ca957
LY		 483 .mask = IPIC_SIMSR_L,
484 .prio = 0,
485 .force = IPIC_SIFCR_L,
486 .bit = 25,
487 },
1da177e4 488 [90] = {
1da177e4
LT		 489 .mask = IPIC_SIMSR_L,
490 .prio = 0,
491 .force = IPIC_SIFCR_L,
492 .bit = 26,
493 },
494 [91] = {
1da177e4
LT		 495 .mask = IPIC_SIMSR_L,
496 .prio = 0,
497 .force = IPIC_SIFCR_L,
498 .bit = 27,
499 },
8cf6b195
KP		 500 [94] = {
501 .mask = IPIC_SIMSR_L,
502 .prio = 0,
503 .force = IPIC_SIFCR_L,
504 .bit = 30,
505 },
1da177e4
LT		 506};
507
508static inline u32 ipic_read(volatile u32 __iomem *base, unsigned int reg)
509{
510 return in_be32(base + (reg >> 2));
511}
512
513static inline void ipic_write(volatile u32 __iomem *base, unsigned int reg, u32 value)
514{
515 out_be32(base + (reg >> 2), value);
516}
517
b9f0f1bb 518static inline struct ipic * ipic_from_irq(unsigned int virq)
1da177e4
LT		 519{
520 return primary_ipic;
521}
522
687228ad 523static void ipic_unmask_irq(struct irq_data *d)
1da177e4 524{
687228ad 525 struct ipic *ipic = ipic_from_irq(d->irq);
476eb491 526 unsigned int src = irqd_to_hwirq(d);
b9f0f1bb 527 unsigned long flags;
1da177e4
LT		 528 u32 temp;
529
a9e8bf21 530 raw_spin_lock_irqsave(&ipic_lock, flags);
b9f0f1bb 531
1da177e4
LT		 532 temp = ipic_read(ipic->regs, ipic_info[src].mask);
533 temp |= (1 << (31 - ipic_info[src].bit));
534 ipic_write(ipic->regs, ipic_info[src].mask, temp);
b9f0f1bb 535
a9e8bf21 536 raw_spin_unlock_irqrestore(&ipic_lock, flags);
1da177e4
LT		 537}
538
687228ad 539static void ipic_mask_irq(struct irq_data *d)
1da177e4 540{
687228ad 541 struct ipic *ipic = ipic_from_irq(d->irq);
476eb491 542 unsigned int src = irqd_to_hwirq(d);
b9f0f1bb 543 unsigned long flags;
1da177e4
LT		 544 u32 temp;
545
a9e8bf21 546 raw_spin_lock_irqsave(&ipic_lock, flags);
b9f0f1bb 547
1da177e4
LT		 548 temp = ipic_read(ipic->regs, ipic_info[src].mask);
549 temp &= ~(1 << (31 - ipic_info[src].bit));
550 ipic_write(ipic->regs, ipic_info[src].mask, temp);
b9f0f1bb 551
77d4309e
LY		 552 /* mb() can't guarantee that masking is finished. But it does finish
553 * for nearly all cases. */
554 mb();
555
a9e8bf21 556 raw_spin_unlock_irqrestore(&ipic_lock, flags);
1da177e4
LT		 557}
558
687228ad 559static void ipic_ack_irq(struct irq_data *d)
1da177e4 560{
687228ad 561 struct ipic *ipic = ipic_from_irq(d->irq);
476eb491 562 unsigned int src = irqd_to_hwirq(d);
b9f0f1bb 563 unsigned long flags;
1da177e4
LT		 564 u32 temp;
565
a9e8bf21 566 raw_spin_lock_irqsave(&ipic_lock, flags);
1da177e4 567
30c40469 568 temp = 1 << (31 - ipic_info[src].bit);
77d4309e
LY		 569 ipic_write(ipic->regs, ipic_info[src].ack, temp);
570
571 /* mb() can't guarantee that ack is finished. But it does finish
572 * for nearly all cases. */
573 mb();
b9f0f1bb 574
a9e8bf21 575 raw_spin_unlock_irqrestore(&ipic_lock, flags);
1da177e4
LT		 576}
577
687228ad 578static void ipic_mask_irq_and_ack(struct irq_data *d)
1da177e4 579{
687228ad 580 struct ipic *ipic = ipic_from_irq(d->irq);
476eb491 581 unsigned int src = irqd_to_hwirq(d);
b9f0f1bb
KP		 582 unsigned long flags;
583 u32 temp;
584
a9e8bf21 585 raw_spin_lock_irqsave(&ipic_lock, flags);
b9f0f1bb
KP		 586
587 temp = ipic_read(ipic->regs, ipic_info[src].mask);
588 temp &= ~(1 << (31 - ipic_info[src].bit));
589 ipic_write(ipic->regs, ipic_info[src].mask, temp);
590
30c40469 591 temp = 1 << (31 - ipic_info[src].bit);
77d4309e
LY		 592 ipic_write(ipic->regs, ipic_info[src].ack, temp);
593
594 /* mb() can't guarantee that ack is finished. But it does finish
595 * for nearly all cases. */
596 mb();
b9f0f1bb 597
a9e8bf21 598 raw_spin_unlock_irqrestore(&ipic_lock, flags);
1da177e4
LT		 599}
600
687228ad 601static int ipic_set_irq_type(struct irq_data *d, unsigned int flow_type)
b9f0f1bb 602{
687228ad 603 struct ipic *ipic = ipic_from_irq(d->irq);
476eb491 604 unsigned int src = irqd_to_hwirq(d);
b9f0f1bb
KP		 605 unsigned int vold, vnew, edibit;
606
607 if (flow_type == IRQ_TYPE_NONE)
608 flow_type = IRQ_TYPE_LEVEL_LOW;
609
610 /* ipic supports only low assertion and high-to-low change senses
611 */
612 if (!(flow_type & (IRQ_TYPE_LEVEL_LOW | IRQ_TYPE_EDGE_FALLING))) {
613 printk(KERN_ERR "ipic: sense type 0x%x not supported\n",
614 flow_type);
615 return -EINVAL;
616 }
77d4309e
LY		 617 /* ipic supports only edge mode on external interrupts */
618 if ((flow_type & IRQ_TYPE_EDGE_FALLING) && !ipic_info[src].ack) {
619 printk(KERN_ERR "ipic: edge sense not supported on internal "
620 "interrupts\n");
621 return -EINVAL;
ecf4b196 622
77d4309e 623 }
b9f0f1bb 624
ecf4b196 625 irqd_set_trigger_type(d, flow_type);
b9f0f1bb 626 if (flow_type & IRQ_TYPE_LEVEL_LOW) {
ecf4b196
TG		 627 __irq_set_handler_locked(d->irq, handle_level_irq);
628 d->chip = &ipic_level_irq_chip;
b9f0f1bb 629 } else {
ecf4b196
TG		 630 __irq_set_handler_locked(d->irq, handle_edge_irq);
631 d->chip = &ipic_edge_irq_chip;
b9f0f1bb
KP		 632 }
633
634 /* only EXT IRQ senses are programmable on ipic
635 * internal IRQ senses are LEVEL_LOW
636 */
637 if (src == IPIC_IRQ_EXT0)
638 edibit = 15;
639 else
640 if (src >= IPIC_IRQ_EXT1 && src <= IPIC_IRQ_EXT7)
641 edibit = (14 - (src - IPIC_IRQ_EXT1));
642 else
643 return (flow_type & IRQ_TYPE_LEVEL_LOW) ? 0 : -EINVAL;
644
645 vold = ipic_read(ipic->regs, IPIC_SECNR);
646 if ((flow_type & IRQ_TYPE_SENSE_MASK) == IRQ_TYPE_EDGE_FALLING) {
647 vnew = vold | (1 << edibit);
648 } else {
649 vnew = vold & ~(1 << edibit);
650 }
651 if (vold != vnew)
652 ipic_write(ipic->regs, IPIC_SECNR, vnew);
ecf4b196 653 return IRQ_SET_MASK_OK_NOCOPY;
b9f0f1bb
KP		 654}
655
77d4309e
LY		 656/* level interrupts and edge interrupts have different ack operations */
657static struct irq_chip ipic_level_irq_chip = {
fc380c0c 658 .name = "IPIC",
687228ad
LB		 659 .irq_unmask = ipic_unmask_irq,
660 .irq_mask = ipic_mask_irq,
661 .irq_mask_ack = ipic_mask_irq,
662 .irq_set_type = ipic_set_irq_type,
77d4309e
LY		 663};
664
665static struct irq_chip ipic_edge_irq_chip = {
fc380c0c 666 .name = "IPIC",
687228ad
LB		 667 .irq_unmask = ipic_unmask_irq,
668 .irq_mask = ipic_mask_irq,
669 .irq_mask_ack = ipic_mask_irq_and_ack,
670 .irq_ack = ipic_ack_irq,
671 .irq_set_type = ipic_set_irq_type,
b9f0f1bb
KP		 672};
673
ad3aedfb
MZ		 674static int ipic_host_match(struct irq_domain *h, struct device_node *node,
675 enum irq_domain_bus_token bus_token)
b9f0f1bb 676{
b9f0f1bb 677 /* Exact match, unless ipic node is NULL */
52964f87 678 return h->of_node == NULL || h->of_node == node;
b9f0f1bb
KP		 679}
680
bae1d8f1 681static int ipic_host_map(struct irq_domain *h, unsigned int virq,
b9f0f1bb
KP		 682 irq_hw_number_t hw)
683{
684 struct ipic *ipic = h->host_data;
b9f0f1bb 685
ec775d0e
TG		 686 irq_set_chip_data(virq, ipic);
687 irq_set_chip_and_handler(virq, &ipic_level_irq_chip, handle_level_irq);
b9f0f1bb
KP		 688
689 /* Set default irq type */
ec775d0e 690 irq_set_irq_type(virq, IRQ_TYPE_NONE);
b9f0f1bb
KP		 691
692 return 0;
693}
694
202648a6 695static const struct irq_domain_ops ipic_host_ops = {
b9f0f1bb
KP		 696 .match = ipic_host_match,
697 .map = ipic_host_map,
ff8c3ab8 698 .xlate = irq_domain_xlate_onetwocell,
1da177e4
LT		 699};
700
126186a0 701struct ipic * __init ipic_init(struct device_node *node, unsigned int flags)
1da177e4 702{
b9f0f1bb
KP		 703 struct ipic *ipic;
704 struct resource res;
705 u32 temp = 0, ret;
706
84f1c1e0
ME		 707 ret = of_address_to_resource(node, 0, &res);
708 if (ret)
709 return NULL;
710
ea96025a 711 ipic = kzalloc(sizeof(*ipic), GFP_KERNEL);
b9f0f1bb 712 if (ipic == NULL)
126186a0 713 return NULL;
b9f0f1bb 714
a8db8cf0
GL		 715 ipic->irqhost = irq_domain_add_linear(node, NR_IPIC_INTS,
716 &ipic_host_ops, ipic);
7a626b66
JL		 717 if (ipic->irqhost == NULL) {
718 kfree(ipic);
126186a0 719 return NULL;
7a626b66 720 }
b9f0f1bb 721
28f65c11 722 ipic->regs = ioremap(res.start, resource_size(&res));
1da177e4 723
b9f0f1bb
KP		 724 /* init hw */
725 ipic_write(ipic->regs, IPIC_SICNR, 0x0);
1da177e4
LT		 726
727 /* default priority scheme is grouped. If spread mode is required
728 * configure SICFR accordingly */
729 if (flags & IPIC_SPREADMODE_GRP_A)
730 temp |= SICFR_IPSA;
f03ca957
LY		 731 if (flags & IPIC_SPREADMODE_GRP_B)
732 temp |= SICFR_IPSB;
733 if (flags & IPIC_SPREADMODE_GRP_C)
734 temp |= SICFR_IPSC;
1da177e4
LT		 735 if (flags & IPIC_SPREADMODE_GRP_D)
736 temp |= SICFR_IPSD;
737 if (flags & IPIC_SPREADMODE_MIX_A)
738 temp |= SICFR_MPSA;
739 if (flags & IPIC_SPREADMODE_MIX_B)
740 temp |= SICFR_MPSB;
741
f03ca957 742 ipic_write(ipic->regs, IPIC_SICFR, temp);
1da177e4
LT		 743
744 /* handle MCP route */
745 temp = 0;
746 if (flags & IPIC_DISABLE_MCP_OUT)
747 temp = SERCR_MCPR;
b9f0f1bb 748 ipic_write(ipic->regs, IPIC_SERCR, temp);
1da177e4
LT		 749
750 /* handle routing of IRQ0 to MCP */
b9f0f1bb 751 temp = ipic_read(ipic->regs, IPIC_SEMSR);
1da177e4
LT		 752
753 if (flags & IPIC_IRQ0_MCP)
754 temp |= SEMSR_SIRQ0;
755 else
756 temp &= ~SEMSR_SIRQ0;
757
b9f0f1bb 758 ipic_write(ipic->regs, IPIC_SEMSR, temp);
1da177e4 759
b9f0f1bb
KP		 760 primary_ipic = ipic;
761 irq_set_default_host(primary_ipic->irqhost);
1da177e4 762
8640d3bf
SAS		 763 ipic_write(ipic->regs, IPIC_SIMSR_H, 0);
764 ipic_write(ipic->regs, IPIC_SIMSR_L, 0);
765
b9f0f1bb
KP		 766 printk ("IPIC (%d IRQ sources) at %p\n", NR_IPIC_INTS,
767 primary_ipic->regs);
126186a0
KG		 768
769 return ipic;
1da177e4
LT		 770}
771
b9f0f1bb 772int ipic_set_priority(unsigned int virq, unsigned int priority)
1da177e4 773{
b9f0f1bb 774 struct ipic *ipic = ipic_from_irq(virq);
476eb491 775 unsigned int src = virq_to_hw(virq);
1da177e4
LT		 776 u32 temp;
777
778 if (priority > 7)
779 return -EINVAL;
780 if (src > 127)
781 return -EINVAL;
782 if (ipic_info[src].prio == 0)
783 return -EINVAL;
784
785 temp = ipic_read(ipic->regs, ipic_info[src].prio);
786
787 if (priority < 4) {
788 temp &= ~(0x7 << (20 + (3 - priority) * 3));
789 temp |= ipic_info[src].prio_mask << (20 + (3 - priority) * 3);
790 } else {
791 temp &= ~(0x7 << (4 + (7 - priority) * 3));
792 temp |= ipic_info[src].prio_mask << (4 + (7 - priority) * 3);
793 }
794
795 ipic_write(ipic->regs, ipic_info[src].prio, temp);
796
797 return 0;
798}
799
b9f0f1bb 800void ipic_set_highest_priority(unsigned int virq)
1da177e4 801{
b9f0f1bb 802 struct ipic *ipic = ipic_from_irq(virq);
476eb491 803 unsigned int src = virq_to_hw(virq);
1da177e4
LT		 804 u32 temp;
805
806 temp = ipic_read(ipic->regs, IPIC_SICFR);
807
808 /* clear and set HPI */
809 temp &= 0x7f000000;
810 temp |= (src & 0x7f) << 24;
811
812 ipic_write(ipic->regs, IPIC_SICFR, temp);
813}
814
815void ipic_set_default_priority(void)
816{
f03ca957
LY		 817 ipic_write(primary_ipic->regs, IPIC_SIPRR_A, IPIC_PRIORITY_DEFAULT);
818 ipic_write(primary_ipic->regs, IPIC_SIPRR_B, IPIC_PRIORITY_DEFAULT);
819 ipic_write(primary_ipic->regs, IPIC_SIPRR_C, IPIC_PRIORITY_DEFAULT);
820 ipic_write(primary_ipic->regs, IPIC_SIPRR_D, IPIC_PRIORITY_DEFAULT);
821 ipic_write(primary_ipic->regs, IPIC_SMPRR_A, IPIC_PRIORITY_DEFAULT);
822 ipic_write(primary_ipic->regs, IPIC_SMPRR_B, IPIC_PRIORITY_DEFAULT);
1da177e4
LT		 823}
824
825void ipic_enable_mcp(enum ipic_mcp_irq mcp_irq)
826{
827 struct ipic *ipic = primary_ipic;
828 u32 temp;
829
830 temp = ipic_read(ipic->regs, IPIC_SERMR);
831 temp |= (1 << (31 - mcp_irq));
832 ipic_write(ipic->regs, IPIC_SERMR, temp);
833}
834
835void ipic_disable_mcp(enum ipic_mcp_irq mcp_irq)
836{
837 struct ipic *ipic = primary_ipic;
838 u32 temp;
839
840 temp = ipic_read(ipic->regs, IPIC_SERMR);
841 temp &= (1 << (31 - mcp_irq));
842 ipic_write(ipic->regs, IPIC_SERMR, temp);
843}
844
845u32 ipic_get_mcp_status(void)
846{
847 return ipic_read(primary_ipic->regs, IPIC_SERMR);
848}
849
850void ipic_clear_mcp_status(u32 mask)
851{
852 ipic_write(primary_ipic->regs, IPIC_SERMR, mask);
853}
854
b9f0f1bb 855/* Return an interrupt vector or NO_IRQ if no interrupt is pending. */
35a84c2f 856unsigned int ipic_get_irq(void)
1da177e4
LT		 857{
858 int irq;
859
b9f0f1bb
KP		 860 BUG_ON(primary_ipic == NULL);
861
862#define IPIC_SIVCR_VECTOR_MASK 0x7f
863 irq = ipic_read(primary_ipic->regs, IPIC_SIVCR) & IPIC_SIVCR_VECTOR_MASK;
1da177e4
LT		 864
865 if (irq == 0) /* 0 --> no irq is pending */
b9f0f1bb 866 return NO_IRQ;
1da177e4 867
b9f0f1bb 868 return irq_linear_revmap(primary_ipic->irqhost, irq);
1da177e4
LT		 869}
870
e2a02ba6 871#ifdef CONFIG_SUSPEND
d49747bd
SW		 872static struct {
873 u32 sicfr;
874 u32 siprr[2];
875 u32 simsr[2];
876 u32 sicnr;
877 u32 smprr[2];
878 u32 semsr;
879 u32 secnr;
880 u32 sermr;
881 u32 sercr;
882} ipic_saved_state;
883
f5a592f7 884static int ipic_suspend(void)
d49747bd
SW		 885{
886 struct ipic *ipic = primary_ipic;
887
888 ipic_saved_state.sicfr = ipic_read(ipic->regs, IPIC_SICFR);
889 ipic_saved_state.siprr[0] = ipic_read(ipic->regs, IPIC_SIPRR_A);
890 ipic_saved_state.siprr[1] = ipic_read(ipic->regs, IPIC_SIPRR_D);
891 ipic_saved_state.simsr[0] = ipic_read(ipic->regs, IPIC_SIMSR_H);
892 ipic_saved_state.simsr[1] = ipic_read(ipic->regs, IPIC_SIMSR_L);
893 ipic_saved_state.sicnr = ipic_read(ipic->regs, IPIC_SICNR);
894 ipic_saved_state.smprr[0] = ipic_read(ipic->regs, IPIC_SMPRR_A);
895 ipic_saved_state.smprr[1] = ipic_read(ipic->regs, IPIC_SMPRR_B);
896 ipic_saved_state.semsr = ipic_read(ipic->regs, IPIC_SEMSR);
897 ipic_saved_state.secnr = ipic_read(ipic->regs, IPIC_SECNR);
898 ipic_saved_state.sermr = ipic_read(ipic->regs, IPIC_SERMR);
899 ipic_saved_state.sercr = ipic_read(ipic->regs, IPIC_SERCR);
900
901 if (fsl_deep_sleep()) {
902 /* In deep sleep, make sure there can be no
903 * pending interrupts, as this can cause
904 * problems on 831x.
905 */
906 ipic_write(ipic->regs, IPIC_SIMSR_H, 0);
907 ipic_write(ipic->regs, IPIC_SIMSR_L, 0);
908 ipic_write(ipic->regs, IPIC_SEMSR, 0);
909 ipic_write(ipic->regs, IPIC_SERMR, 0);
910 }
911
912 return 0;
913}
914
f5a592f7 915static void ipic_resume(void)
d49747bd
SW		 916{
917 struct ipic *ipic = primary_ipic;
918
919 ipic_write(ipic->regs, IPIC_SICFR, ipic_saved_state.sicfr);
920 ipic_write(ipic->regs, IPIC_SIPRR_A, ipic_saved_state.siprr[0]);
921 ipic_write(ipic->regs, IPIC_SIPRR_D, ipic_saved_state.siprr[1]);
922 ipic_write(ipic->regs, IPIC_SIMSR_H, ipic_saved_state.simsr[0]);
923 ipic_write(ipic->regs, IPIC_SIMSR_L, ipic_saved_state.simsr[1]);
924 ipic_write(ipic->regs, IPIC_SICNR, ipic_saved_state.sicnr);
925 ipic_write(ipic->regs, IPIC_SMPRR_A, ipic_saved_state.smprr[0]);
926 ipic_write(ipic->regs, IPIC_SMPRR_B, ipic_saved_state.smprr[1]);
927 ipic_write(ipic->regs, IPIC_SEMSR, ipic_saved_state.semsr);
928 ipic_write(ipic->regs, IPIC_SECNR, ipic_saved_state.secnr);
929 ipic_write(ipic->regs, IPIC_SERMR, ipic_saved_state.sermr);
930 ipic_write(ipic->regs, IPIC_SERCR, ipic_saved_state.sercr);
d49747bd
SW		 931}
932#else
933#define ipic_suspend NULL
934#define ipic_resume NULL
935#endif
936
f5a592f7 937static struct syscore_ops ipic_syscore_ops = {
d49747bd
SW		 938 .suspend = ipic_suspend,
939 .resume = ipic_resume,
1da177e4
LT		 940};
941
f5a592f7 942static int __init init_ipic_syscore(void)
1da177e4 943{
1428a9fa 944 if (!primary_ipic || !primary_ipic->regs)
1da177e4 945 return -ENODEV;
1da177e4 946
f5a592f7
RW		 947 printk(KERN_DEBUG "Registering ipic system core operations\n");
948 register_syscore_ops(&ipic_syscore_ops);
949
1da177e4
LT		 950 return 0;
951}
952
f5a592f7 953subsys_initcall(init_ipic_syscore);
Linux 6.x block layer and io_uring tree(s)