powerpc/fsl_soc: isolate legacy fsl_spi support to mpc832x_rdb boards
[linux-block.git] / arch / powerpc / sysdev / fsl_soc.c
CommitLineData
eed32001
KG
1/*
2 * FSL SoC setup code
3 *
4 * Maintained by Kumar Gala (see MAINTAINERS for contact information)
5 *
fba43665
VB
6 * 2006 (c) MontaVista Software, Inc.
7 * Vitaly Bordug <vbordug@ru.mvista.com>
8 *
eed32001
KG
9 * This program is free software; you can redistribute it and/or modify it
10 * under the terms of the GNU General Public License as published by the
11 * Free Software Foundation; either version 2 of the License, or (at your
12 * option) any later version.
13 */
14
eed32001
KG
15#include <linux/stddef.h>
16#include <linux/kernel.h>
17#include <linux/init.h>
18#include <linux/errno.h>
19#include <linux/major.h>
20#include <linux/delay.h>
21#include <linux/irq.h>
22#include <linux/module.h>
23#include <linux/device.h>
24#include <linux/platform_device.h>
c026c987 25#include <linux/of.h>
0af666fa 26#include <linux/of_platform.h>
a9b14973 27#include <linux/phy.h>
a21e282a 28#include <linux/phy_fixed.h>
26f6cb99 29#include <linux/spi/spi.h>
eed32001 30#include <linux/fsl_devices.h>
fba43665
VB
31#include <linux/fs_enet_pd.h>
32#include <linux/fs_uart_pd.h>
eed32001
KG
33
34#include <asm/system.h>
35#include <asm/atomic.h>
36#include <asm/io.h>
37#include <asm/irq.h>
fba43665 38#include <asm/time.h>
eed32001
KG
39#include <asm/prom.h>
40#include <sysdev/fsl_soc.h>
41#include <mm/mmu_decl.h>
fba43665 42#include <asm/cpm2.h>
eed32001 43
d3465c92 44extern void init_fcc_ioports(struct fs_platform_info*);
88bdc6f0
VB
45extern void init_fec_ioports(struct fs_platform_info*);
46extern void init_smc_ioports(struct fs_uart_platform_info*);
eed32001
KG
47static phys_addr_t immrbase = -1;
48
49phys_addr_t get_immrbase(void)
50{
51 struct device_node *soc;
52
53 if (immrbase != -1)
54 return immrbase;
55
56 soc = of_find_node_by_type(NULL, "soc");
2fb07d77 57 if (soc) {
f9234736 58 int size;
6c7e072b
SW
59 u32 naddr;
60 const u32 *prop = of_get_property(soc, "#address-cells", &size);
fba43665 61
6c7e072b
SW
62 if (prop && size == 4)
63 naddr = *prop;
64 else
65 naddr = 2;
66
67 prop = of_get_property(soc, "ranges", &size);
fba43665 68 if (prop)
6c7e072b
SW
69 immrbase = of_translate_address(soc, prop + naddr);
70
eed32001 71 of_node_put(soc);
f9234736 72 }
eed32001
KG
73
74 return immrbase;
75}
eed32001 76
2fb07d77 77EXPORT_SYMBOL(get_immrbase);
eed32001 78
38664095
SW
79static u32 sysfreq = -1;
80
81u32 fsl_get_sys_freq(void)
82{
83 struct device_node *soc;
84 const u32 *prop;
85 int size;
86
87 if (sysfreq != -1)
88 return sysfreq;
89
90 soc = of_find_node_by_type(NULL, "soc");
91 if (!soc)
92 return -1;
93
94 prop = of_get_property(soc, "clock-frequency", &size);
95 if (!prop || size != sizeof(*prop) || *prop == 0)
96 prop = of_get_property(soc, "bus-frequency", &size);
97
98 if (prop && size == sizeof(*prop))
99 sysfreq = *prop;
100
101 of_node_put(soc);
102 return sysfreq;
103}
104EXPORT_SYMBOL(fsl_get_sys_freq);
105
59a0ea50 106#if defined(CONFIG_CPM2) || defined(CONFIG_QUICC_ENGINE) || defined(CONFIG_8xx)
fba43665
VB
107
108static u32 brgfreq = -1;
109
110u32 get_brgfreq(void)
111{
112 struct device_node *node;
6d817aa7
SW
113 const unsigned int *prop;
114 int size;
fba43665
VB
115
116 if (brgfreq != -1)
117 return brgfreq;
118
6d817aa7 119 node = of_find_compatible_node(NULL, NULL, "fsl,cpm-brg");
fba43665 120 if (node) {
6d817aa7
SW
121 prop = of_get_property(node, "clock-frequency", &size);
122 if (prop && size == 4)
123 brgfreq = *prop;
124
125 of_node_put(node);
126 return brgfreq;
127 }
fba43665 128
6d817aa7
SW
129 /* Legacy device binding -- will go away when no users are left. */
130 node = of_find_node_by_type(NULL, "cpm");
59a0ea50
AV
131 if (!node)
132 node = of_find_compatible_node(NULL, NULL, "fsl,qe");
133 if (!node)
134 node = of_find_node_by_type(NULL, "qe");
135
6d817aa7
SW
136 if (node) {
137 prop = of_get_property(node, "brg-frequency", &size);
f9234736 138 if (prop && size == 4)
fba43665 139 brgfreq = *prop;
f9234736 140
59a0ea50
AV
141 if (brgfreq == -1 || brgfreq == 0) {
142 prop = of_get_property(node, "bus-frequency", &size);
143 if (prop && size == 4)
144 brgfreq = *prop / 2;
145 }
fba43665 146 of_node_put(node);
f9234736 147 }
fba43665
VB
148
149 return brgfreq;
150}
151
152EXPORT_SYMBOL(get_brgfreq);
153
154static u32 fs_baudrate = -1;
155
156u32 get_baudrate(void)
157{
158 struct device_node *node;
159
160 if (fs_baudrate != -1)
161 return fs_baudrate;
162
163 node = of_find_node_by_type(NULL, "serial");
164 if (node) {
f9234736 165 int size;
e2eb6392
SR
166 const unsigned int *prop = of_get_property(node,
167 "current-speed", &size);
fba43665
VB
168
169 if (prop)
170 fs_baudrate = *prop;
171 of_node_put(node);
f9234736 172 }
fba43665
VB
173
174 return fs_baudrate;
175}
176
177EXPORT_SYMBOL(get_baudrate);
178#endif /* CONFIG_CPM2 */
179
a21e282a
VB
180#ifdef CONFIG_FIXED_PHY
181static int __init of_add_fixed_phys(void)
182{
183 int ret;
184 struct device_node *np;
185 u32 *fixed_link;
186 struct fixed_phy_status status = {};
187
188 for_each_node_by_name(np, "ethernet") {
189 fixed_link = (u32 *)of_get_property(np, "fixed-link", NULL);
190 if (!fixed_link)
191 continue;
192
193 status.link = 1;
194 status.duplex = fixed_link[1];
195 status.speed = fixed_link[2];
196 status.pause = fixed_link[3];
197 status.asym_pause = fixed_link[4];
198
199 ret = fixed_phy_add(PHY_POLL, fixed_link[0], &status);
200 if (ret) {
201 of_node_put(np);
202 return ret;
203 }
204 }
205
206 return 0;
207}
208arch_initcall(of_add_fixed_phys);
209#endif /* CONFIG_FIXED_PHY */
210
b31a1d8b
AF
211#ifdef CONFIG_PPC_83xx
212static int __init mpc83xx_wdt_init(void)
2fb07d77 213{
b31a1d8b 214 struct resource r;
2fb07d77 215 struct device_node *np;
b31a1d8b
AF
216 struct platform_device *dev;
217 u32 freq = fsl_get_sys_freq();
2fb07d77
KG
218 int ret;
219
b31a1d8b 220 np = of_find_compatible_node(NULL, "watchdog", "mpc83xx_wdt");
eed32001 221
b31a1d8b
AF
222 if (!np) {
223 ret = -ENODEV;
224 goto nodev;
225 }
eed32001 226
b31a1d8b 227 memset(&r, 0, sizeof(r));
eed32001 228
b31a1d8b
AF
229 ret = of_address_to_resource(np, 0, &r);
230 if (ret)
231 goto err;
c132419e 232
b31a1d8b
AF
233 dev = platform_device_register_simple("mpc83xx_wdt", 0, &r, 1);
234 if (IS_ERR(dev)) {
235 ret = PTR_ERR(dev);
236 goto err;
eed32001
KG
237 }
238
b31a1d8b
AF
239 ret = platform_device_add_data(dev, &freq, sizeof(freq));
240 if (ret)
241 goto unreg;
242
243 of_node_put(np);
eed32001
KG
244 return 0;
245
2fb07d77 246unreg:
b31a1d8b 247 platform_device_unregister(dev);
2fb07d77 248err:
b31a1d8b
AF
249 of_node_put(np);
250nodev:
eed32001
KG
251 return ret;
252}
2fb07d77 253
b31a1d8b
AF
254arch_initcall(mpc83xx_wdt_init);
255#endif
eed32001 256
a7f67bdf 257static enum fsl_usb2_phy_modes determine_usb_phy(const char *phy_type)
4b10cfd4
KG
258{
259 if (!phy_type)
260 return FSL_USB2_PHY_NONE;
261 if (!strcasecmp(phy_type, "ulpi"))
262 return FSL_USB2_PHY_ULPI;
263 if (!strcasecmp(phy_type, "utmi"))
264 return FSL_USB2_PHY_UTMI;
265 if (!strcasecmp(phy_type, "utmi_wide"))
266 return FSL_USB2_PHY_UTMI_WIDE;
267 if (!strcasecmp(phy_type, "serial"))
268 return FSL_USB2_PHY_SERIAL;
269
270 return FSL_USB2_PHY_NONE;
271}
272
273static int __init fsl_usb_of_init(void)
274{
275 struct device_node *np;
866b6ddd 276 unsigned int i = 0;
97c5a20a
LY
277 struct platform_device *usb_dev_mph = NULL, *usb_dev_dr_host = NULL,
278 *usb_dev_dr_client = NULL;
4b10cfd4
KG
279 int ret;
280
866b6ddd 281 for_each_compatible_node(np, NULL, "fsl-usb2-mph") {
4b10cfd4
KG
282 struct resource r[2];
283 struct fsl_usb2_platform_data usb_data;
a7f67bdf 284 const unsigned char *prop = NULL;
4b10cfd4
KG
285
286 memset(&r, 0, sizeof(r));
287 memset(&usb_data, 0, sizeof(usb_data));
288
289 ret = of_address_to_resource(np, 0, &r[0]);
290 if (ret)
291 goto err;
292
a9b14973 293 of_irq_to_resource(np, 0, &r[1]);
4b10cfd4 294
01cced25
KG
295 usb_dev_mph =
296 platform_device_register_simple("fsl-ehci", i, r, 2);
297 if (IS_ERR(usb_dev_mph)) {
298 ret = PTR_ERR(usb_dev_mph);
4b10cfd4
KG
299 goto err;
300 }
301
01cced25
KG
302 usb_dev_mph->dev.coherent_dma_mask = 0xffffffffUL;
303 usb_dev_mph->dev.dma_mask = &usb_dev_mph->dev.coherent_dma_mask;
4b10cfd4
KG
304
305 usb_data.operating_mode = FSL_USB2_MPH_HOST;
306
e2eb6392 307 prop = of_get_property(np, "port0", NULL);
4b10cfd4
KG
308 if (prop)
309 usb_data.port_enables |= FSL_USB2_PORT0_ENABLED;
310
e2eb6392 311 prop = of_get_property(np, "port1", NULL);
4b10cfd4
KG
312 if (prop)
313 usb_data.port_enables |= FSL_USB2_PORT1_ENABLED;
314
e2eb6392 315 prop = of_get_property(np, "phy_type", NULL);
4b10cfd4
KG
316 usb_data.phy_mode = determine_usb_phy(prop);
317
318 ret =
01cced25 319 platform_device_add_data(usb_dev_mph, &usb_data,
4b10cfd4
KG
320 sizeof(struct
321 fsl_usb2_platform_data));
322 if (ret)
01cced25 323 goto unreg_mph;
866b6ddd 324 i++;
4b10cfd4
KG
325 }
326
866b6ddd 327 for_each_compatible_node(np, NULL, "fsl-usb2-dr") {
4b10cfd4
KG
328 struct resource r[2];
329 struct fsl_usb2_platform_data usb_data;
a7f67bdf 330 const unsigned char *prop = NULL;
4b10cfd4 331
c026c987
AV
332 if (!of_device_is_available(np))
333 continue;
334
4b10cfd4
KG
335 memset(&r, 0, sizeof(r));
336 memset(&usb_data, 0, sizeof(usb_data));
337
338 ret = of_address_to_resource(np, 0, &r[0]);
339 if (ret)
01cced25 340 goto unreg_mph;
4b10cfd4 341
a9b14973 342 of_irq_to_resource(np, 0, &r[1]);
4b10cfd4 343
e2eb6392 344 prop = of_get_property(np, "dr_mode", NULL);
97c5a20a
LY
345
346 if (!prop || !strcmp(prop, "host")) {
347 usb_data.operating_mode = FSL_USB2_DR_HOST;
348 usb_dev_dr_host = platform_device_register_simple(
349 "fsl-ehci", i, r, 2);
350 if (IS_ERR(usb_dev_dr_host)) {
351 ret = PTR_ERR(usb_dev_dr_host);
352 goto err;
353 }
354 } else if (prop && !strcmp(prop, "peripheral")) {
355 usb_data.operating_mode = FSL_USB2_DR_DEVICE;
356 usb_dev_dr_client = platform_device_register_simple(
357 "fsl-usb2-udc", i, r, 2);
358 if (IS_ERR(usb_dev_dr_client)) {
359 ret = PTR_ERR(usb_dev_dr_client);
360 goto err;
361 }
362 } else if (prop && !strcmp(prop, "otg")) {
363 usb_data.operating_mode = FSL_USB2_DR_OTG;
364 usb_dev_dr_host = platform_device_register_simple(
365 "fsl-ehci", i, r, 2);
366 if (IS_ERR(usb_dev_dr_host)) {
367 ret = PTR_ERR(usb_dev_dr_host);
368 goto err;
369 }
370 usb_dev_dr_client = platform_device_register_simple(
371 "fsl-usb2-udc", i, r, 2);
372 if (IS_ERR(usb_dev_dr_client)) {
373 ret = PTR_ERR(usb_dev_dr_client);
374 goto err;
375 }
376 } else {
377 ret = -EINVAL;
4b10cfd4
KG
378 goto err;
379 }
380
e2eb6392 381 prop = of_get_property(np, "phy_type", NULL);
4b10cfd4
KG
382 usb_data.phy_mode = determine_usb_phy(prop);
383
97c5a20a
LY
384 if (usb_dev_dr_host) {
385 usb_dev_dr_host->dev.coherent_dma_mask = 0xffffffffUL;
386 usb_dev_dr_host->dev.dma_mask = &usb_dev_dr_host->
387 dev.coherent_dma_mask;
388 if ((ret = platform_device_add_data(usb_dev_dr_host,
389 &usb_data, sizeof(struct
390 fsl_usb2_platform_data))))
391 goto unreg_dr;
392 }
393 if (usb_dev_dr_client) {
394 usb_dev_dr_client->dev.coherent_dma_mask = 0xffffffffUL;
395 usb_dev_dr_client->dev.dma_mask = &usb_dev_dr_client->
396 dev.coherent_dma_mask;
397 if ((ret = platform_device_add_data(usb_dev_dr_client,
398 &usb_data, sizeof(struct
399 fsl_usb2_platform_data))))
400 goto unreg_dr;
401 }
866b6ddd 402 i++;
4b10cfd4 403 }
4b10cfd4
KG
404 return 0;
405
01cced25 406unreg_dr:
97c5a20a
LY
407 if (usb_dev_dr_host)
408 platform_device_unregister(usb_dev_dr_host);
409 if (usb_dev_dr_client)
410 platform_device_unregister(usb_dev_dr_client);
01cced25
KG
411unreg_mph:
412 if (usb_dev_mph)
413 platform_device_unregister(usb_dev_mph);
4b10cfd4
KG
414err:
415 return ret;
416}
417
01cced25 418arch_initcall(fsl_usb_of_init);
fba43665 419
e1c1575f
KG
420#if defined(CONFIG_PPC_85xx) || defined(CONFIG_PPC_86xx)
421static __be32 __iomem *rstcr;
422
423static int __init setup_rstcr(void)
424{
425 struct device_node *np;
426 np = of_find_node_by_name(NULL, "global-utilities");
427 if ((np && of_get_property(np, "fsl,has-rstcr", NULL))) {
428 const u32 *prop = of_get_property(np, "reg", NULL);
429 if (prop) {
430 /* map reset control register
431 * 0xE00B0 is offset of reset control register
432 */
433 rstcr = ioremap(get_immrbase() + *prop + 0xB0, 0xff);
434 if (!rstcr)
435 printk (KERN_EMERG "Error: reset control "
436 "register not mapped!\n");
437 }
438 } else
439 printk (KERN_INFO "rstcr compatible register does not exist!\n");
440 if (np)
441 of_node_put(np);
442 return 0;
443}
444
445arch_initcall(setup_rstcr);
446
447void fsl_rstcr_restart(char *cmd)
448{
449 local_irq_disable();
450 if (rstcr)
451 /* set reset control register */
452 out_be32(rstcr, 0x2); /* HRESET_REQ */
453
454 while (1) ;
455}
456#endif
6f90a8bd
YS
457
458#if defined(CONFIG_FB_FSL_DIU) || defined(CONFIG_FB_FSL_DIU_MODULE)
43c9f434 459struct platform_diu_data_ops diu_ops;
6f90a8bd 460EXPORT_SYMBOL(diu_ops);
6f90a8bd 461#endif