[linux-block.git] / arch / powerpc / platforms / powernv / npu-dma.c

/*
 * This file implements the DMA operations for NVLink devices. The NPU
 * devices all point to the same iommu table as the parent PCI device.
 *
 * Copyright Alistair Popple, IBM Corporation 2015.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of version 2 of the GNU General Public
 * License as published by the Free Software Foundation.
 */

#include <linux/export.h>
#include <linux/pci.h>
#include <linux/memblock.h>

#include <asm/iommu.h>
#include <asm/pnv-pci.h>
#include <asm/msi_bitmap.h>
#include <asm/opal.h>

#include "powernv.h"
#include "pci.h"

/*
 * Other types of TCE cache invalidation are not functional in the
 * hardware.
 */
#define TCE_KILL_INVAL_ALL PPC_BIT(0)

static struct pci_dev *get_pci_dev(struct device_node *dn)
{
	return PCI_DN(dn)->pcidev;
}

/* Given a NPU device get the associated PCI device. */
struct pci_dev *pnv_pci_get_gpu_dev(struct pci_dev *npdev)
{
	struct device_node *dn;
	struct pci_dev *gpdev;

	/* Get assoicated PCI device */
	dn = of_parse_phandle(npdev->dev.of_node, "ibm,gpu", 0);
	if (!dn)
		return NULL;

	gpdev = get_pci_dev(dn);
	of_node_put(dn);

	return gpdev;
}
EXPORT_SYMBOL(pnv_pci_get_gpu_dev);

/* Given the real PCI device get a linked NPU device. */
struct pci_dev *pnv_pci_get_npu_dev(struct pci_dev *gpdev, int index)
{
	struct device_node *dn;
	struct pci_dev *npdev;

	/* Get assoicated PCI device */
	dn = of_parse_phandle(gpdev->dev.of_node, "ibm,npu", index);
	if (!dn)
		return NULL;

	npdev = get_pci_dev(dn);
	of_node_put(dn);

	return npdev;
}
EXPORT_SYMBOL(pnv_pci_get_npu_dev);

#define NPU_DMA_OP_UNSUPPORTED()					\
	dev_err_once(dev, "%s operation unsupported for NVLink devices\n", \
		__func__)

static void *dma_npu_alloc(struct device *dev, size_t size,
			   dma_addr_t *dma_handle, gfp_t flag,
			   struct dma_attrs *attrs)
{
	NPU_DMA_OP_UNSUPPORTED();
	return NULL;
}

static void dma_npu_free(struct device *dev, size_t size,
			 void *vaddr, dma_addr_t dma_handle,
			 struct dma_attrs *attrs)
{
	NPU_DMA_OP_UNSUPPORTED();
}

static dma_addr_t dma_npu_map_page(struct device *dev, struct page *page,
				   unsigned long offset, size_t size,
				   enum dma_data_direction direction,
				   struct dma_attrs *attrs)
{
	NPU_DMA_OP_UNSUPPORTED();
	return 0;
}

static int dma_npu_map_sg(struct device *dev, struct scatterlist *sglist,
			  int nelems, enum dma_data_direction direction,
			  struct dma_attrs *attrs)
{
	NPU_DMA_OP_UNSUPPORTED();
	return 0;
}

static int dma_npu_dma_supported(struct device *dev, u64 mask)
{
	NPU_DMA_OP_UNSUPPORTED();
	return 0;
}

static u64 dma_npu_get_required_mask(struct device *dev)
{
	NPU_DMA_OP_UNSUPPORTED();
	return 0;
}

struct dma_map_ops dma_npu_ops = {
	.map_page		= dma_npu_map_page,
	.map_sg			= dma_npu_map_sg,
	.alloc			= dma_npu_alloc,
	.free			= dma_npu_free,
	.dma_supported		= dma_npu_dma_supported,
	.get_required_mask	= dma_npu_get_required_mask,
};

/*
 * Returns the PE assoicated with the PCI device of the given
 * NPU. Returns the linked pci device if pci_dev != NULL.
 */
static struct pnv_ioda_pe *get_gpu_pci_dev_and_pe(struct pnv_ioda_pe *npe,
						  struct pci_dev **gpdev)
{
	struct pnv_phb *phb;
	struct pci_controller *hose;
	struct pci_dev *pdev;
	struct pnv_ioda_pe *pe;
	struct pci_dn *pdn;

	if (npe->flags & PNV_IODA_PE_PEER) {
		pe = npe->peers[0];
		pdev = pe->pdev;
	} else {
		pdev = pnv_pci_get_gpu_dev(npe->pdev);
		if (!pdev)
			return NULL;

		pdn = pci_get_pdn(pdev);
		if (WARN_ON(!pdn || pdn->pe_number == IODA_INVALID_PE))
			return NULL;

		hose = pci_bus_to_host(pdev->bus);
		phb = hose->private_data;
		pe = &phb->ioda.pe_array[pdn->pe_number];
	}

	if (gpdev)
		*gpdev = pdev;

	return pe;
}

void pnv_npu_tce_invalidate_entire(struct pnv_ioda_pe *npe)
{
	struct pnv_phb *phb = npe->phb;

	if (WARN_ON(phb->type != PNV_PHB_NPU ||
		    !phb->ioda.tce_inval_reg ||
		    !(npe->flags & PNV_IODA_PE_DEV)))
		return;

	mb(); /* Ensure previous TCE table stores are visible */
	__raw_writeq(cpu_to_be64(TCE_KILL_INVAL_ALL),
		phb->ioda.tce_inval_reg);
}

void pnv_npu_tce_invalidate(struct pnv_ioda_pe *npe,
				struct iommu_table *tbl,
				unsigned long index,
				unsigned long npages,
				bool rm)
{
	struct pnv_phb *phb = npe->phb;

	/* We can only invalidate the whole cache on NPU */
	unsigned long val = TCE_KILL_INVAL_ALL;

	if (WARN_ON(phb->type != PNV_PHB_NPU ||
		    !phb->ioda.tce_inval_reg ||
		    !(npe->flags & PNV_IODA_PE_DEV)))
		return;

	mb(); /* Ensure previous TCE table stores are visible */
	if (rm)
		__raw_rm_writeq(cpu_to_be64(val),
		  (__be64 __iomem *) phb->ioda.tce_inval_reg_phys);
	else
		__raw_writeq(cpu_to_be64(val),
			phb->ioda.tce_inval_reg);
}

void pnv_npu_init_dma_pe(struct pnv_ioda_pe *npe)
{
	struct pnv_ioda_pe *gpe;
	struct pci_dev *gpdev;
	int i, avail = -1;

	if (!npe->pdev || !(npe->flags & PNV_IODA_PE_DEV))
		return;

	gpe = get_gpu_pci_dev_and_pe(npe, &gpdev);
	if (!gpe)
		return;

	for (i = 0; i < PNV_IODA_MAX_PEER_PES; i++) {
		/* Nothing to do if the PE is already connected. */
		if (gpe->peers[i] == npe)
			return;

		if (!gpe->peers[i])
			avail = i;
	}

	if (WARN_ON(avail < 0))
		return;

	gpe->peers[avail] = npe;
	gpe->flags |= PNV_IODA_PE_PEER;

	/*
	 * We assume that the NPU devices only have a single peer PE
	 * (the GPU PCIe device PE).
	 */
	npe->peers[0] = gpe;
	npe->flags |= PNV_IODA_PE_PEER;
}

/*
 * For the NPU we want to point the TCE table at the same table as the
 * real PCI device.
 */
static void pnv_npu_disable_bypass(struct pnv_ioda_pe *npe)
{
	struct pnv_phb *phb = npe->phb;
	struct pci_dev *gpdev;
	struct pnv_ioda_pe *gpe;
	void *addr;
	unsigned int size;
	int64_t rc;

	/*
	 * Find the assoicated PCI devices and get the dma window
	 * information from there.
	 */
	if (!npe->pdev || !(npe->flags & PNV_IODA_PE_DEV))
		return;

	gpe = get_gpu_pci_dev_and_pe(npe, &gpdev);
	if (!gpe)
		return;

	addr = (void *)gpe->table_group.tables[0]->it_base;
	size = gpe->table_group.tables[0]->it_size << 3;
	rc = opal_pci_map_pe_dma_window(phb->opal_id, npe->pe_number,
					npe->pe_number, 1, __pa(addr),
					size, 0x1000);
	if (rc != OPAL_SUCCESS)
		pr_warn("%s: Error %lld setting DMA window on PHB#%d-PE#%d\n",
			__func__, rc, phb->hose->global_number, npe->pe_number);

	/*
	 * We don't initialise npu_pe->tce32_table as we always use
	 * dma_npu_ops which are nops.
	 */
	set_dma_ops(&npe->pdev->dev, &dma_npu_ops);
}

/*
 * Enable/disable bypass mode on the NPU. The NPU only supports one
 * window per link, so bypass needs to be explicity enabled or
 * disabled. Unlike for a PHB3 bypass and non-bypass modes can't be
 * active at the same time.
 */
int pnv_npu_dma_set_bypass(struct pnv_ioda_pe *npe, bool enable)
{
	struct pnv_phb *phb = npe->phb;
	int64_t rc = 0;

	if (phb->type != PNV_PHB_NPU || !npe->pdev)
		return -EINVAL;

	if (enable) {
		/* Enable the bypass window */
		phys_addr_t top = memblock_end_of_DRAM();

		npe->tce_bypass_base = 0;
		top = roundup_pow_of_two(top);
		dev_info(&npe->pdev->dev, "Enabling bypass for PE %d\n",
			 npe->pe_number);
		rc = opal_pci_map_pe_dma_window_real(phb->opal_id,
					npe->pe_number, npe->pe_number,
					npe->tce_bypass_base, top);
	} else {
		/*
		 * Disable the bypass window by replacing it with the
		 * TCE32 window.
		 */
		pnv_npu_disable_bypass(npe);
	}

	return rc;
}

int pnv_npu_dma_set_mask(struct pci_dev *npdev, u64 dma_mask)
{
	struct pci_controller *hose = pci_bus_to_host(npdev->bus);
	struct pnv_phb *phb = hose->private_data;
	struct pci_dn *pdn = pci_get_pdn(npdev);
	struct pnv_ioda_pe *npe, *gpe;
	struct pci_dev *gpdev;
	uint64_t top;
	bool bypass = false;

	if (WARN_ON(!pdn || pdn->pe_number == IODA_INVALID_PE))
		return -ENXIO;

	/* We only do bypass if it's enabled on the linked device */
	npe = &phb->ioda.pe_array[pdn->pe_number];
	gpe = get_gpu_pci_dev_and_pe(npe, &gpdev);
	if (!gpe)
		return -ENODEV;

	if (gpe->tce_bypass_enabled) {
		top = gpe->tce_bypass_base + memblock_end_of_DRAM() - 1;
		bypass = (dma_mask >= top);
	}

	if (bypass)
		dev_info(&npdev->dev, "Using 64-bit DMA iommu bypass\n");
	else
		dev_info(&npdev->dev, "Using 32-bit DMA via iommu\n");

	pnv_npu_dma_set_bypass(npe, bypass);
	*npdev->dev.dma_mask = dma_mask;

	return 0;
}
Commit	Line	Data
5d2aa710 AP	1	/*
	2	* This file implements the DMA operations for NVLink devices. The NPU
	3	* devices all point to the same iommu table as the parent PCI device.
	4	*
	5	* Copyright Alistair Popple, IBM Corporation 2015.
	6	*
	7	* This program is free software; you can redistribute it and/or
	8	* modify it under the terms of version 2 of the GNU General Public
	9	* License as published by the Free Software Foundation.
	10	*/
	11
	12	#include <linux/export.h>
	13	#include <linux/pci.h>
	14	#include <linux/memblock.h>
	15
	16	#include <asm/iommu.h>
	17	#include <asm/pnv-pci.h>
	18	#include <asm/msi_bitmap.h>
	19	#include <asm/opal.h>
	20
	21	#include "powernv.h"
	22	#include "pci.h"
	23
	24	/*
	25	* Other types of TCE cache invalidation are not functional in the
	26	* hardware.
	27	*/
	28	#define TCE_KILL_INVAL_ALL PPC_BIT(0)
	29
	30	static struct pci_dev get_pci_dev(struct device_node dn)
	31	{
	32	return PCI_DN(dn)->pcidev;
	33	}
	34
	35	/* Given a NPU device get the associated PCI device. */
	36	struct pci_dev pnv_pci_get_gpu_dev(struct pci_dev npdev)
	37	{
	38	struct device_node *dn;
	39	struct pci_dev *gpdev;
	40
	41	/* Get assoicated PCI device */
	42	dn = of_parse_phandle(npdev->dev.of_node, "ibm,gpu", 0);
	43	if (!dn)
	44	return NULL;
	45
	46	gpdev = get_pci_dev(dn);
	47	of_node_put(dn);
	48
	49	return gpdev;
	50	}
	51	EXPORT_SYMBOL(pnv_pci_get_gpu_dev);
	52
	53	/* Given the real PCI device get a linked NPU device. */
	54	struct pci_dev pnv_pci_get_npu_dev(struct pci_dev gpdev, int index)
	55	{
	56	struct device_node *dn;
	57	struct pci_dev *npdev;
	58
	59	/* Get assoicated PCI device */
	60	dn = of_parse_phandle(gpdev->dev.of_node, "ibm,npu", index);
	61	if (!dn)
	62	return NULL;
	63
	64	npdev = get_pci_dev(dn);
65	of_node_put(dn);
66
67	return npdev;
68	}
69	EXPORT_SYMBOL(pnv_pci_get_npu_dev);
70
71	#define NPU_DMA_OP_UNSUPPORTED() \
72	dev_err_once(dev, "%s operation unsupported for NVLink devices\n", \
73	__func__)
74
75	static void dma_npu_alloc(struct device dev, size_t size,
76	dma_addr_t *dma_handle, gfp_t flag,
77	struct dma_attrs *attrs)
78	{
79	NPU_DMA_OP_UNSUPPORTED();
80	return NULL;
81	}
82
83	static void dma_npu_free(struct device *dev, size_t size,
84	void *vaddr, dma_addr_t dma_handle,
85	struct dma_attrs *attrs)
86	{
87	NPU_DMA_OP_UNSUPPORTED();
88	}
89
90	static dma_addr_t dma_npu_map_page(struct device dev, struct page page,
91	unsigned long offset, size_t size,
92	enum dma_data_direction direction,
93	struct dma_attrs *attrs)
94	{
95	NPU_DMA_OP_UNSUPPORTED();
96	return 0;
97	}
98
99	static int dma_npu_map_sg(struct device dev, struct scatterlist sglist,
100	int nelems, enum dma_data_direction direction,
101	struct dma_attrs *attrs)
102	{
103	NPU_DMA_OP_UNSUPPORTED();
104	return 0;
105	}
106
107	static int dma_npu_dma_supported(struct device *dev, u64 mask)
108	{
109	NPU_DMA_OP_UNSUPPORTED();
110	return 0;
111	}
112
113	static u64 dma_npu_get_required_mask(struct device *dev)
114	{
115	NPU_DMA_OP_UNSUPPORTED();
116	return 0;
117	}
118
119	struct dma_map_ops dma_npu_ops = {
120	.map_page = dma_npu_map_page,
121	.map_sg = dma_npu_map_sg,
122	.alloc = dma_npu_alloc,
123	.free = dma_npu_free,
124	.dma_supported = dma_npu_dma_supported,
125	.get_required_mask = dma_npu_get_required_mask,
126	};
127
128	/*
129	* Returns the PE assoicated with the PCI device of the given
130	* NPU. Returns the linked pci device if pci_dev != NULL.
131	*/
132	static struct pnv_ioda_pe get_gpu_pci_dev_and_pe(struct pnv_ioda_pe npe,
133	struct pci_dev **gpdev)
134	{
135	struct pnv_phb *phb;
136	struct pci_controller *hose;
137	struct pci_dev *pdev;
138	struct pnv_ioda_pe *pe;
139	struct pci_dn *pdn;
140
141	if (npe->flags & PNV_IODA_PE_PEER) {
142	pe = npe->peers[0];
143	pdev = pe->pdev;
144	} else {
145	pdev = pnv_pci_get_gpu_dev(npe->pdev);
146	if (!pdev)
147	return NULL;
148
149	pdn = pci_get_pdn(pdev);
150	if (WARN_ON(!pdn \|\| pdn->pe_number == IODA_INVALID_PE))
151	return NULL;
152
153	hose = pci_bus_to_host(pdev->bus);
154	phb = hose->private_data;
155	pe = &phb->ioda.pe_array[pdn->pe_number];
156	}
157
158	if (gpdev)
159	*gpdev = pdev;
160
161	return pe;
162	}
163
164	void pnv_npu_tce_invalidate_entire(struct pnv_ioda_pe *npe)
165	{
166	struct pnv_phb *phb = npe->phb;
167
168	if (WARN_ON(phb->type != PNV_PHB_NPU \|\|
169	!phb->ioda.tce_inval_reg \|\|
170	!(npe->flags & PNV_IODA_PE_DEV)))
171	return;
172
173	mb(); /* Ensure previous TCE table stores are visible */
174	__raw_writeq(cpu_to_be64(TCE_KILL_INVAL_ALL),
175	phb->ioda.tce_inval_reg);
176	}
177
178	void pnv_npu_tce_invalidate(struct pnv_ioda_pe *npe,
179	struct iommu_table *tbl,
180	unsigned long index,
181	unsigned long npages,
182	bool rm)
183	{
184	struct pnv_phb *phb = npe->phb;
185
186	/* We can only invalidate the whole cache on NPU */
187	unsigned long val = TCE_KILL_INVAL_ALL;
188
189	if (WARN_ON(phb->type != PNV_PHB_NPU \|\|
190	!phb->ioda.tce_inval_reg \|\|
191	!(npe->flags & PNV_IODA_PE_DEV)))
192	return;
193
194	mb(); /* Ensure previous TCE table stores are visible */
195	if (rm)
196	__raw_rm_writeq(cpu_to_be64(val),
197	(__be64 __iomem *) phb->ioda.tce_inval_reg_phys);
198	else
199	__raw_writeq(cpu_to_be64(val),
200	phb->ioda.tce_inval_reg);
201	}
202
203	void pnv_npu_init_dma_pe(struct pnv_ioda_pe *npe)
204	{
205	struct pnv_ioda_pe *gpe;
206	struct pci_dev *gpdev;
207	int i, avail = -1;
208
209	if (!npe->pdev \|\| !(npe->flags & PNV_IODA_PE_DEV))
210	return;
211
212	gpe = get_gpu_pci_dev_and_pe(npe, &gpdev);
213	if (!gpe)
214	return;
215
216	for (i = 0; i < PNV_IODA_MAX_PEER_PES; i++) {
217	/* Nothing to do if the PE is already connected. */
218	if (gpe->peers[i] == npe)
219	return;
220
221	if (!gpe->peers[i])
222	avail = i;
223	}
224
225	if (WARN_ON(avail < 0))
226	return;
227
228	gpe->peers[avail] = npe;
229	gpe->flags \|= PNV_IODA_PE_PEER;
230
231	/*
232	* We assume that the NPU devices only have a single peer PE
233	* (the GPU PCIe device PE).
234	*/
235	npe->peers[0] = gpe;
236	npe->flags \|= PNV_IODA_PE_PEER;
237	}
238
239	/*
240	* For the NPU we want to point the TCE table at the same table as the
241	* real PCI device.
242	*/
243	static void pnv_npu_disable_bypass(struct pnv_ioda_pe *npe)
244	{
245	struct pnv_phb *phb = npe->phb;
246	struct pci_dev *gpdev;
247	struct pnv_ioda_pe *gpe;
248	void *addr;
249	unsigned int size;
250	int64_t rc;
251
252	/*
253	* Find the assoicated PCI devices and get the dma window
254	* information from there.
255	*/
256	if (!npe->pdev \|\| !(npe->flags & PNV_IODA_PE_DEV))
257	return;
258
259	gpe = get_gpu_pci_dev_and_pe(npe, &gpdev);
260	if (!gpe)
261	return;
262
263	addr = (void *)gpe->table_group.tables[0]->it_base;
264	size = gpe->table_group.tables[0]->it_size << 3;
265	rc = opal_pci_map_pe_dma_window(phb->opal_id, npe->pe_number,
266	npe->pe_number, 1, __pa(addr),
267	size, 0x1000);
268	if (rc != OPAL_SUCCESS)
269	pr_warn("%s: Error %lld setting DMA window on PHB#%d-PE#%d\n",
270	__func__, rc, phb->hose->global_number, npe->pe_number);
271
272	/*
273	* We don't initialise npu_pe->tce32_table as we always use
274	* dma_npu_ops which are nops.
275	*/
276	set_dma_ops(&npe->pdev->dev, &dma_npu_ops);
277	}
278
279	/*
280	* Enable/disable bypass mode on the NPU. The NPU only supports one
281	* window per link, so bypass needs to be explicity enabled or
282	* disabled. Unlike for a PHB3 bypass and non-bypass modes can't be
283	* active at the same time.
284	*/
285	int pnv_npu_dma_set_bypass(struct pnv_ioda_pe *npe, bool enable)
286	{
287	struct pnv_phb *phb = npe->phb;
288	int64_t rc = 0;
289
290	if (phb->type != PNV_PHB_NPU \|\| !npe->pdev)
291	return -EINVAL;
292
293	if (enable) {
294	/* Enable the bypass window */
295	phys_addr_t top = memblock_end_of_DRAM();
296
297	npe->tce_bypass_base = 0;
298	top = roundup_pow_of_two(top);
299	dev_info(&npe->pdev->dev, "Enabling bypass for PE %d\n",
300	npe->pe_number);
301	rc = opal_pci_map_pe_dma_window_real(phb->opal_id,
302	npe->pe_number, npe->pe_number,
303	npe->tce_bypass_base, top);
304	} else {
305	/*
306	* Disable the bypass window by replacing it with the
307	* TCE32 window.
308	*/
309	pnv_npu_disable_bypass(npe);
310	}
311
312	return rc;
313	}
314
315	int pnv_npu_dma_set_mask(struct pci_dev *npdev, u64 dma_mask)
316	{
317	struct pci_controller *hose = pci_bus_to_host(npdev->bus);
318	struct pnv_phb *phb = hose->private_data;
319	struct pci_dn *pdn = pci_get_pdn(npdev);
320	struct pnv_ioda_pe npe, gpe;
321	struct pci_dev *gpdev;
322	uint64_t top;
323	bool bypass = false;
324
325	if (WARN_ON(!pdn \|\| pdn->pe_number == IODA_INVALID_PE))
326	return -ENXIO;
327
328	/* We only do bypass if it's enabled on the linked device */
329	npe = &phb->ioda.pe_array[pdn->pe_number];
330	gpe = get_gpu_pci_dev_and_pe(npe, &gpdev);
331	if (!gpe)
332	return -ENODEV;
333
334	if (gpe->tce_bypass_enabled) {
335	top = gpe->tce_bypass_base + memblock_end_of_DRAM() - 1;
336	bypass = (dma_mask >= top);
337	}
338
339	if (bypass)
340	dev_info(&npdev->dev, "Using 64-bit DMA iommu bypass\n");
341	else
342	dev_info(&npdev->dev, "Using 32-bit DMA via iommu\n");
343
344	pnv_npu_dma_set_bypass(npe, bypass);
345	*npdev->dev.dma_mask = dma_mask;
346
347	return 0;
348	}