Commit | Line | Data |
---|---|---|
4ca4b627 JL |
1 | /* |
2 | * MPC86xx HPCN board specific routines | |
3 | * | |
4 | * Recode: ZHANG WEI <wei.zhang@freescale.com> | |
5 | * Initial author: Xianghua Xiao <x.xiao@freescale.com> | |
6 | * | |
7 | * Copyright 2006 Freescale Semiconductor Inc. | |
8 | * | |
9 | * This program is free software; you can redistribute it and/or modify it | |
10 | * under the terms of the GNU General Public License as published by the | |
11 | * Free Software Foundation; either version 2 of the License, or (at your | |
12 | * option) any later version. | |
13 | */ | |
14 | ||
4ca4b627 JL |
15 | #include <linux/stddef.h> |
16 | #include <linux/kernel.h> | |
17 | #include <linux/pci.h> | |
18 | #include <linux/kdev_t.h> | |
19 | #include <linux/delay.h> | |
20 | #include <linux/seq_file.h> | |
15061d60 | 21 | #include <linux/of_platform.h> |
95f72d1e | 22 | #include <linux/memblock.h> |
4ca4b627 JL |
23 | |
24 | #include <asm/system.h> | |
25 | #include <asm/time.h> | |
26 | #include <asm/machdep.h> | |
27 | #include <asm/pci-bridge.h> | |
4ca4b627 JL |
28 | #include <asm/prom.h> |
29 | #include <mm/mmu_decl.h> | |
30 | #include <asm/udbg.h> | |
5cef379b | 31 | #include <asm/swiotlb.h> |
4ca4b627 JL |
32 | |
33 | #include <asm/mpic.h> | |
34 | ||
9ac4dd30 | 35 | #include <sysdev/fsl_pci.h> |
4ca4b627 JL |
36 | #include <sysdev/fsl_soc.h> |
37 | ||
38 | #include "mpc86xx.h" | |
39 | ||
919fede6 JL |
40 | #undef DEBUG |
41 | ||
42 | #ifdef DEBUG | |
43 | #define DBG(fmt...) do { printk(KERN_ERR fmt); } while(0) | |
44 | #else | |
45 | #define DBG(fmt...) do { } while(0) | |
46 | #endif | |
47 | ||
4ca4b627 | 48 | #ifdef CONFIG_PCI |
b66510cb KG |
49 | extern int uli_exclude_device(struct pci_controller *hose, |
50 | u_char bus, u_char devfn); | |
4ca4b627 | 51 | |
b66510cb KG |
52 | static int mpc86xx_exclude_device(struct pci_controller *hose, |
53 | u_char bus, u_char devfn) | |
4ca4b627 | 54 | { |
b66510cb KG |
55 | struct device_node* node; |
56 | struct resource rsrc; | |
9ad494f6 | 57 | |
44ef3390 | 58 | node = hose->dn; |
b66510cb | 59 | of_address_to_resource(node, 0, &rsrc); |
9ad494f6 | 60 | |
b66510cb KG |
61 | if ((rsrc.start & 0xfffff) == 0x8000) { |
62 | return uli_exclude_device(hose, bus, devfn); | |
63 | } | |
9ad494f6 | 64 | |
b66510cb | 65 | return PCIBIOS_SUCCESSFUL; |
9ad494f6 | 66 | } |
4ca4b627 JL |
67 | #endif /* CONFIG_PCI */ |
68 | ||
69 | ||
70 | static void __init | |
71 | mpc86xx_hpcn_setup_arch(void) | |
72 | { | |
d347b329 | 73 | #ifdef CONFIG_PCI |
4ca4b627 | 74 | struct device_node *np; |
5cef379b | 75 | struct pci_controller *hose; |
d347b329 | 76 | #endif |
5cef379b | 77 | dma_addr_t max = 0xffffffff; |
4ca4b627 JL |
78 | |
79 | if (ppc_md.progress) | |
80 | ppc_md.progress("mpc86xx_hpcn_setup_arch()", 0); | |
81 | ||
4ca4b627 | 82 | #ifdef CONFIG_PCI |
c9438aff | 83 | for_each_compatible_node(np, "pci", "fsl,mpc8641-pcie") { |
9ac4dd30 ZR |
84 | struct resource rsrc; |
85 | of_address_to_resource(np, 0, &rsrc); | |
86 | if ((rsrc.start & 0xfffff) == 0x8000) | |
87 | fsl_add_bridge(np, 1); | |
88 | else | |
89 | fsl_add_bridge(np, 0); | |
5cef379b BB |
90 | hose = pci_find_hose_for_OF_device(np); |
91 | max = min(max, hose->dma_window_base_cur + | |
92 | hose->dma_window_size); | |
9ac4dd30 | 93 | } |
c9438aff | 94 | |
b66510cb KG |
95 | ppc_md.pci_exclude_device = mpc86xx_exclude_device; |
96 | ||
4ca4b627 JL |
97 | #endif |
98 | ||
99 | printk("MPC86xx HPCN board from Freescale Semiconductor\n"); | |
100 | ||
4ca4b627 JL |
101 | #ifdef CONFIG_SMP |
102 | mpc86xx_smp_init(); | |
103 | #endif | |
5cef379b BB |
104 | |
105 | #ifdef CONFIG_SWIOTLB | |
95f72d1e | 106 | if (memblock_end_of_DRAM() > max) { |
5cef379b | 107 | ppc_swiotlb_enable = 1; |
3702977f | 108 | set_pci_dma_ops(&swiotlb_dma_ops); |
762afb73 | 109 | ppc_md.pci_dma_dev_setup = pci_dma_dev_setup_swiotlb; |
5cef379b BB |
110 | } |
111 | #endif | |
4ca4b627 JL |
112 | } |
113 | ||
114 | ||
06f35b4b | 115 | static void |
4ca4b627 JL |
116 | mpc86xx_hpcn_show_cpuinfo(struct seq_file *m) |
117 | { | |
4ca4b627 JL |
118 | uint svid = mfspr(SPRN_SVR); |
119 | ||
120 | seq_printf(m, "Vendor\t\t: Freescale Semiconductor\n"); | |
121 | ||
4ca4b627 | 122 | seq_printf(m, "SVR\t\t: 0x%x\n", svid); |
4ca4b627 JL |
123 | } |
124 | ||
125 | ||
126 | /* | |
127 | * Called very early, device-tree isn't unflattened | |
128 | */ | |
129 | static int __init mpc86xx_hpcn_probe(void) | |
130 | { | |
131 | unsigned long root = of_get_flat_dt_root(); | |
132 | ||
06f35b4b | 133 | if (of_flat_dt_is_compatible(root, "fsl,mpc8641hpcn")) |
4ca4b627 JL |
134 | return 1; /* Looks good */ |
135 | ||
16787b43 PG |
136 | /* Be nice and don't give silent boot death. Delete this in 2.6.27 */ |
137 | if (of_flat_dt_is_compatible(root, "mpc86xx")) { | |
138 | pr_warning("WARNING: your dts/dtb is old. You must update before the next kernel release\n"); | |
139 | return 1; | |
140 | } | |
141 | ||
4ca4b627 JL |
142 | return 0; |
143 | } | |
144 | ||
06f35b4b | 145 | static long __init |
4ca4b627 JL |
146 | mpc86xx_time_init(void) |
147 | { | |
148 | unsigned int temp; | |
149 | ||
150 | /* Set the time base to zero */ | |
151 | mtspr(SPRN_TBWL, 0); | |
152 | mtspr(SPRN_TBWU, 0); | |
153 | ||
154 | temp = mfspr(SPRN_HID0); | |
155 | temp |= HID0_TBEN; | |
156 | mtspr(SPRN_HID0, temp); | |
157 | asm volatile("isync"); | |
158 | ||
159 | return 0; | |
160 | } | |
161 | ||
15061d60 WF |
162 | static __initdata struct of_device_id of_bus_ids[] = { |
163 | { .compatible = "simple-bus", }, | |
182e143b | 164 | { .compatible = "fsl,rapidio-delta", }, |
d8bc55fb | 165 | { .compatible = "gianfar", }, |
15061d60 WF |
166 | {}, |
167 | }; | |
168 | ||
169 | static int __init declare_of_platform_devices(void) | |
170 | { | |
171 | of_platform_bus_probe(NULL, of_bus_ids, NULL); | |
172 | ||
173 | return 0; | |
174 | } | |
175 | machine_device_initcall(mpc86xx_hpcn, declare_of_platform_devices); | |
5cef379b | 176 | machine_arch_initcall(mpc86xx_hpcn, swiotlb_setup_bus_notifier); |
15061d60 | 177 | |
4ca4b627 JL |
178 | define_machine(mpc86xx_hpcn) { |
179 | .name = "MPC86xx HPCN", | |
180 | .probe = mpc86xx_hpcn_probe, | |
181 | .setup_arch = mpc86xx_hpcn_setup_arch, | |
98384c6c | 182 | .init_IRQ = mpc86xx_init_irq, |
4ca4b627 JL |
183 | .show_cpuinfo = mpc86xx_hpcn_show_cpuinfo, |
184 | .get_irq = mpic_get_irq, | |
e1c1575f | 185 | .restart = fsl_rstcr_restart, |
4ca4b627 JL |
186 | .time_init = mpc86xx_time_init, |
187 | .calibrate_decr = generic_calibrate_decr, | |
188 | .progress = udbg_progress, | |
2af8569d | 189 | #ifdef CONFIG_PCI |
6c0a11c1 | 190 | .pcibios_fixup_bus = fsl_pcibios_fixup_bus, |
2af8569d | 191 | #endif |
4ca4b627 | 192 | }; |