Merge tag 'kbuild-v4.21' of git://git.kernel.org/pub/scm/linux/kernel/git/masahiroy...
[linux-2.6-block.git] / arch / powerpc / platforms / 86xx / gef_sbc310.c
CommitLineData
bb2b66dc 1/*
948e78c3 2 * GE SBC310 board support
bb2b66dc 3 *
948e78c3 4 * Author: Martyn Welch <martyn.welch@ge.com>
bb2b66dc 5 *
948e78c3 6 * Copyright 2008 GE Intelligent Platforms Embedded Systems, Inc.
bb2b66dc
MW
7 *
8 * This program is free software; you can redistribute it and/or modify it
9 * under the terms of the GNU General Public License as published by the
10 * Free Software Foundation; either version 2 of the License, or (at your
11 * option) any later version.
12 *
13 * Based on: mpc86xx_hpcn.c (MPC86xx HPCN board specific routines)
14 * Copyright 2006 Freescale Semiconductor Inc.
15 *
16 * NEC fixup adapted from arch/mips/pci/fixup-lm2e.c
17 */
18
19#include <linux/stddef.h>
20#include <linux/kernel.h>
21#include <linux/pci.h>
22#include <linux/kdev_t.h>
23#include <linux/delay.h>
24#include <linux/seq_file.h>
25#include <linux/of_platform.h>
26
bb2b66dc
MW
27#include <asm/time.h>
28#include <asm/machdep.h>
29#include <asm/pci-bridge.h>
bb2b66dc
MW
30#include <asm/prom.h>
31#include <mm/mmu_decl.h>
32#include <asm/udbg.h>
33
34#include <asm/mpic.h>
9093067a 35#include <asm/nvram.h>
bb2b66dc
MW
36
37#include <sysdev/fsl_pci.h>
38#include <sysdev/fsl_soc.h>
44b24b74 39#include <sysdev/ge/ge_pic.h>
bb2b66dc
MW
40
41#include "mpc86xx.h"
bb2b66dc
MW
42
43#undef DEBUG
44
45#ifdef DEBUG
46#define DBG (fmt...) do { printk(KERN_ERR "SBC310: " fmt); } while (0)
47#else
48#define DBG (fmt...) do { } while (0)
49#endif
50
51void __iomem *sbc310_regs;
52
53static void __init gef_sbc310_init_irq(void)
54{
55 struct device_node *cascade_node = NULL;
56
57 mpc86xx_init_irq();
58
59 /*
60 * There is a simple interrupt handler in the main FPGA, this needs
61 * to be cascaded into the MPIC
62 */
63 cascade_node = of_find_compatible_node(NULL, NULL, "gef,fpga-pic");
64 if (!cascade_node) {
65 printk(KERN_WARNING "SBC310: No FPGA PIC\n");
66 return;
67 }
68
69 gef_pic_init(cascade_node);
70 of_node_put(cascade_node);
71}
72
73static void __init gef_sbc310_setup_arch(void)
74{
75 struct device_node *regs;
948e78c3 76 printk(KERN_INFO "GE Intelligent Platforms SBC310 6U VPX SBC\n");
bb2b66dc
MW
77
78#ifdef CONFIG_SMP
79 mpc86xx_smp_init();
80#endif
81
905e75c4
JH
82 fsl_pci_assign_primary();
83
bb2b66dc
MW
84 /* Remap basic board registers */
85 regs = of_find_compatible_node(NULL, NULL, "gef,fpga-regs");
86 if (regs) {
87 sbc310_regs = of_iomap(regs, 0);
88 if (sbc310_regs == NULL)
89 printk(KERN_WARNING "Unable to map board registers\n");
90 of_node_put(regs);
91 }
9093067a
MW
92
93#if defined(CONFIG_MMIO_NVRAM)
94 mmio_nvram_init();
95#endif
bb2b66dc
MW
96}
97
98/* Return the PCB revision */
99static unsigned int gef_sbc310_get_board_id(void)
100{
101 unsigned int reg;
102
103 reg = ioread32(sbc310_regs);
104 return reg & 0xff;
105}
106
107/* Return the PCB revision */
108static unsigned int gef_sbc310_get_pcb_rev(void)
109{
110 unsigned int reg;
111
112 reg = ioread32(sbc310_regs);
113 return (reg >> 8) & 0xff;
114}
115
116/* Return the board (software) revision */
117static unsigned int gef_sbc310_get_board_rev(void)
118{
119 unsigned int reg;
120
121 reg = ioread32(sbc310_regs);
122 return (reg >> 16) & 0xff;
123}
124
125/* Return the FPGA revision */
126static unsigned int gef_sbc310_get_fpga_rev(void)
127{
128 unsigned int reg;
129
130 reg = ioread32(sbc310_regs);
131 return (reg >> 24) & 0xf;
132}
133
134static void gef_sbc310_show_cpuinfo(struct seq_file *m)
135{
136 uint svid = mfspr(SPRN_SVR);
137
948e78c3 138 seq_printf(m, "Vendor\t\t: GE Intelligent Platforms\n");
bb2b66dc
MW
139
140 seq_printf(m, "Board ID\t: 0x%2.2x\n", gef_sbc310_get_board_id());
141 seq_printf(m, "Revision\t: %u%c\n", gef_sbc310_get_pcb_rev(),
142 ('A' + gef_sbc310_get_board_rev() - 1));
143 seq_printf(m, "FPGA Revision\t: %u\n", gef_sbc310_get_fpga_rev());
144
145 seq_printf(m, "SVR\t\t: 0x%x\n", svid);
146
147}
148
cad5cef6 149static void gef_sbc310_nec_fixup(struct pci_dev *pdev)
bb2b66dc
MW
150{
151 unsigned int val;
152
01ce8ef5
MW
153 /* Do not do the fixup on other platforms! */
154 if (!machine_is(gef_sbc310))
155 return;
156
bb2b66dc
MW
157 printk(KERN_INFO "Running NEC uPD720101 Fixup\n");
158
159 /* Ensure only ports 1 & 2 are enabled */
160 pci_read_config_dword(pdev, 0xe0, &val);
161 pci_write_config_dword(pdev, 0xe0, (val & ~7) | 0x2);
162
163 /* System clock is 48-MHz Oscillator and EHCI Enabled. */
164 pci_write_config_dword(pdev, 0xe4, 1 << 5);
165}
166DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_NEC, PCI_DEVICE_ID_NEC_USB,
167 gef_sbc310_nec_fixup);
168
169/*
170 * Called very early, device-tree isn't unflattened
171 *
172 * This function is called to determine whether the BSP is compatible with the
173 * supplied device-tree, which is assumed to be the correct one for the actual
174 * board. It is expected thati, in the future, a kernel may support multiple
175 * boards.
176 */
177static int __init gef_sbc310_probe(void)
178{
56571384 179 if (of_machine_is_compatible("gef,sbc310"))
bb2b66dc
MW
180 return 1;
181
182 return 0;
183}
184
4f9d6e95 185machine_arch_initcall(gef_sbc310, mpc86xx_common_publish_devices);
bb2b66dc
MW
186
187define_machine(gef_sbc310) {
948e78c3 188 .name = "GE SBC310",
bb2b66dc
MW
189 .probe = gef_sbc310_probe,
190 .setup_arch = gef_sbc310_setup_arch,
191 .init_IRQ = gef_sbc310_init_irq,
192 .show_cpuinfo = gef_sbc310_show_cpuinfo,
193 .get_irq = mpic_get_irq,
bb2b66dc
MW
194 .time_init = mpc86xx_time_init,
195 .calibrate_decr = generic_calibrate_decr,
196 .progress = udbg_progress,
197#ifdef CONFIG_PCI
198 .pcibios_fixup_bus = fsl_pcibios_fixup_bus,
199#endif
200};