[linux-2.6-block.git] / arch / powerpc / platforms / 52xx / efika.c

/*
 * Efika 5K2 platform code
 * Some code really inspired from the lite5200b platform.
 *
 * Copyright (C) 2006 bplan GmbH
 *
 * This file is licensed under the terms of the GNU General Public License
 * version 2. This program is licensed "as is" without any warranty of any
 * kind, whether express or implied.
 */

#include <linux/init.h>
#include <generated/utsrelease.h>
#include <linux/pci.h>
#include <linux/of.h>
#include <asm/dma.h>
#include <asm/prom.h>
#include <asm/time.h>
#include <asm/machdep.h>
#include <asm/rtas.h>
#include <asm/mpc52xx.h>

#define EFIKA_PLATFORM_NAME "Efika"


/* ------------------------------------------------------------------------ */
/* PCI accesses thru RTAS                                                   */
/* ------------------------------------------------------------------------ */

#ifdef CONFIG_PCI

/*
 * Access functions for PCI config space using RTAS calls.
 */
static int rtas_read_config(struct pci_bus *bus, unsigned int devfn, int offset,
			    int len, u32 * val)
{
	struct pci_controller *hose = pci_bus_to_host(bus);
	unsigned long addr = (offset & 0xff) | ((devfn & 0xff) << 8)
	    | (((bus->number - hose->first_busno) & 0xff) << 16)
	    | (hose->global_number << 24);
	int ret = -1;
	int rval;

	rval = rtas_call(rtas_token("read-pci-config"), 2, 2, &ret, addr, len);
	*val = ret;
	return rval ? PCIBIOS_DEVICE_NOT_FOUND : PCIBIOS_SUCCESSFUL;
}

static int rtas_write_config(struct pci_bus *bus, unsigned int devfn,
			     int offset, int len, u32 val)
{
	struct pci_controller *hose = pci_bus_to_host(bus);
	unsigned long addr = (offset & 0xff) | ((devfn & 0xff) << 8)
	    | (((bus->number - hose->first_busno) & 0xff) << 16)
	    | (hose->global_number << 24);
	int rval;

	rval = rtas_call(rtas_token("write-pci-config"), 3, 1, NULL,
			 addr, len, val);
	return rval ? PCIBIOS_DEVICE_NOT_FOUND : PCIBIOS_SUCCESSFUL;
}

static struct pci_ops rtas_pci_ops = {
	.read = rtas_read_config,
	.write = rtas_write_config,
};


static void __init efika_pcisetup(void)
{
	const int *bus_range;
	int len;
	struct pci_controller *hose;
	struct device_node *root;
	struct device_node *pcictrl;

	root = of_find_node_by_path("/");
	if (root == NULL) {
		printk(KERN_WARNING EFIKA_PLATFORM_NAME
		       ": Unable to find the root node\n");
		return;
	}

	for (pcictrl = NULL;;) {
		pcictrl = of_get_next_child(root, pcictrl);
		if ((pcictrl == NULL) || (strcmp(pcictrl->name, "pci") == 0))
			break;
	}

	of_node_put(root);

	if (pcictrl == NULL) {
		printk(KERN_WARNING EFIKA_PLATFORM_NAME
		       ": Unable to find the PCI bridge node\n");
		return;
	}

	bus_range = of_get_property(pcictrl, "bus-range", &len);
	if (bus_range == NULL || len < 2 * sizeof(int)) {
		printk(KERN_WARNING EFIKA_PLATFORM_NAME
		       ": Can't get bus-range for %s\n", pcictrl->full_name);
		goto out_put;
	}

	if (bus_range[1] == bus_range[0])
		printk(KERN_INFO EFIKA_PLATFORM_NAME ": PCI bus %d",
		       bus_range[0]);
	else
		printk(KERN_INFO EFIKA_PLATFORM_NAME ": PCI buses %d..%d",
		       bus_range[0], bus_range[1]);
	printk(" controlled by %s\n", pcictrl->full_name);
	printk("\n");

	hose = pcibios_alloc_controller(pcictrl);
	if (!hose) {
		printk(KERN_WARNING EFIKA_PLATFORM_NAME
		       ": Can't allocate PCI controller structure for %s\n",
		       pcictrl->full_name);
		goto out_put;
	}

	hose->first_busno = bus_range[0];
	hose->last_busno = bus_range[1];
	hose->ops = &rtas_pci_ops;

	pci_process_bridge_OF_ranges(hose, pcictrl, 0);
	return;
out_put:
	of_node_put(pcictrl);
}

#else
static void __init efika_pcisetup(void)
{}
#endif


/* ------------------------------------------------------------------------ */
/* Platform setup                                                           */
/* ------------------------------------------------------------------------ */

static void efika_show_cpuinfo(struct seq_file *m)
{
	struct device_node *root;
	const char *revision;
	const char *codegendescription;
	const char *codegenvendor;

	root = of_find_node_by_path("/");
	if (!root)
		return;

	revision = of_get_property(root, "revision", NULL);
	codegendescription = of_get_property(root, "CODEGEN,description", NULL);
	codegenvendor = of_get_property(root, "CODEGEN,vendor", NULL);

	if (codegendescription)
		seq_printf(m, "machine\t\t: %s\n", codegendescription);
	else
		seq_printf(m, "machine\t\t: Efika\n");

	if (revision)
		seq_printf(m, "revision\t: %s\n", revision);

	if (codegenvendor)
		seq_printf(m, "vendor\t\t: %s\n", codegenvendor);

	of_node_put(root);
}

#ifdef CONFIG_PM
static void efika_suspend_prepare(void __iomem *mbar)
{
	u8 pin = 4;	/* GPIO_WKUP_4 (GPIO_PSC6_0 - IRDA_RX) */
	u8 level = 1;	/* wakeup on high level */
	/* IOW. to wake it up, short pins 1 and 3 on IRDA connector */
	mpc52xx_set_wakeup_gpio(pin, level);
}
#endif

static void __init efika_setup_arch(void)
{
	rtas_initialize();

	/* Map important registers from the internal memory map */
	mpc52xx_map_common_devices();

	efika_pcisetup();

#ifdef CONFIG_PM
	mpc52xx_suspend.board_suspend_prepare = efika_suspend_prepare;
	mpc52xx_pm_init();
#endif

	if (ppc_md.progress)
		ppc_md.progress("Linux/PPC " UTS_RELEASE " running on Efika ;-)\n", 0x0);
}

static int __init efika_probe(void)
{
	const char *model = of_get_flat_dt_prop(of_get_flat_dt_root(),
						"model", NULL);

	if (model == NULL)
		return 0;
	if (strcmp(model, "EFIKA5K2"))
		return 0;

	ISA_DMA_THRESHOLD = ~0L;
	DMA_MODE_READ = 0x44;
	DMA_MODE_WRITE = 0x48;

	return 1;
}

define_machine(efika)
{
	.name			= EFIKA_PLATFORM_NAME,
	.probe			= efika_probe,
	.setup_arch		= efika_setup_arch,
	.init			= mpc52xx_declare_of_platform_devices,
	.show_cpuinfo		= efika_show_cpuinfo,
	.init_IRQ		= mpc52xx_init_irq,
	.get_irq		= mpc52xx_get_irq,
	.restart		= rtas_restart,
	.power_off		= rtas_power_off,
	.halt			= rtas_halt,
	.set_rtc_time		= rtas_set_rtc_time,
	.get_rtc_time		= rtas_get_rtc_time,
	.progress		= rtas_progress,
	.get_boot_time		= rtas_get_boot_time,
	.calibrate_decr		= generic_calibrate_decr,
#ifdef CONFIG_PCI
	.phys_mem_access_prot	= pci_phys_mem_access_prot,
#endif
};
Commit	Line	Data
9724b86f SM	1	/*
	2	* Efika 5K2 platform code
	3	* Some code really inspired from the lite5200b platform.
	4	*
	5	* Copyright (C) 2006 bplan GmbH
	6	*
	7	* This file is licensed under the terms of the GNU General Public License
	8	* version 2. This program is licensed "as is" without any warranty of any
	9	* kind, whether express or implied.
	10	*/
	11
9724b86f	12	#include <linux/init.h>
273b281f	13	#include <generated/utsrelease.h>
9724b86f	14	#include <linux/pci.h>
9fe2e796	15	#include <linux/of.h>
308c09f1	16	#include <asm/dma.h>
9724b86f SM	17	#include <asm/prom.h>
	18	#include <asm/time.h>
	19	#include <asm/machdep.h>
	20	#include <asm/rtas.h>
9724b86f SM	21	#include <asm/mpc52xx.h>
9724b86f SM	22
9724b86f SM	23	#define EFIKA_PLATFORM_NAME "Efika"
	24
	25
	26	/* ------------------------------------------------------------------------ */
	27	/* PCI accesses thru RTAS */
	28	/* ------------------------------------------------------------------------ */
	29
	30	#ifdef CONFIG_PCI
	31
	32	/*
	33	* Access functions for PCI config space using RTAS calls.
	34	*/
	35	static int rtas_read_config(struct pci_bus *bus, unsigned int devfn, int offset,
	36	int len, u32 * val)
	37	{
5b21fb8e	38	struct pci_controller *hose = pci_bus_to_host(bus);
9724b86f SM	39	unsigned long addr = (offset & 0xff) \| ((devfn & 0xff) << 8)
9724b86f SM	40	\| (((bus->number - hose->first_busno) & 0xff) << 16)
5516b540	41	\| (hose->global_number << 24);
9724b86f SM	42	int ret = -1;
	43	int rval;
	44
	45	rval = rtas_call(rtas_token("read-pci-config"), 2, 2, &ret, addr, len);
	46	*val = ret;
	47	return rval ? PCIBIOS_DEVICE_NOT_FOUND : PCIBIOS_SUCCESSFUL;
	48	}
	49
	50	static int rtas_write_config(struct pci_bus *bus, unsigned int devfn,
	51	int offset, int len, u32 val)
	52	{
5b21fb8e	53	struct pci_controller *hose = pci_bus_to_host(bus);
9724b86f SM	54	unsigned long addr = (offset & 0xff) \| ((devfn & 0xff) << 8)
9724b86f SM	55	\| (((bus->number - hose->first_busno) & 0xff) << 16)
5516b540	56	\| (hose->global_number << 24);
9724b86f SM	57	int rval;
	58
	59	rval = rtas_call(rtas_token("write-pci-config"), 3, 1, NULL,
	60	addr, len, val);
	61	return rval ? PCIBIOS_DEVICE_NOT_FOUND : PCIBIOS_SUCCESSFUL;
	62	}
	63
	64	static struct pci_ops rtas_pci_ops = {
21d8f6c7 NL	65	.read = rtas_read_config,
21d8f6c7 NL	66	.write = rtas_write_config,
9724b86f SM	67	};
	68
	69
d3e0e028	70	static void __init efika_pcisetup(void)
9724b86f SM	71	{
	72	const int *bus_range;
	73	int len;
	74	struct pci_controller *hose;
	75	struct device_node *root;
	76	struct device_node *pcictrl;
	77
	78	root = of_find_node_by_path("/");
	79	if (root == NULL) {
	80	printk(KERN_WARNING EFIKA_PLATFORM_NAME
	81	": Unable to find the root node\n");
	82	return;
	83	}
	84
	85	for (pcictrl = NULL;;) {
	86	pcictrl = of_get_next_child(root, pcictrl);
	87	if ((pcictrl == NULL) \|\| (strcmp(pcictrl->name, "pci") == 0))
	88	break;
	89	}
	90
	91	of_node_put(root);
	92
	93	if (pcictrl == NULL) {
	94	printk(KERN_WARNING EFIKA_PLATFORM_NAME
	95	": Unable to find the PCI bridge node\n");
	96	return;
	97	}
	98
e2eb6392	99	bus_range = of_get_property(pcictrl, "bus-range", &len);
9724b86f SM	100	if (bus_range == NULL \|\| len < 2 * sizeof(int)) {
	101	printk(KERN_WARNING EFIKA_PLATFORM_NAME
	102	": Can't get bus-range for %s\n", pcictrl->full_name);
915b9619	103	goto out_put;
9724b86f SM	104	}
	105
	106	if (bus_range[1] == bus_range[0])
	107	printk(KERN_INFO EFIKA_PLATFORM_NAME ": PCI bus %d",
	108	bus_range[0]);
	109	else
	110	printk(KERN_INFO EFIKA_PLATFORM_NAME ": PCI buses %d..%d",
	111	bus_range[0], bus_range[1]);
	112	printk(" controlled by %s\n", pcictrl->full_name);
	113	printk("\n");
	114
915b9619	115	hose = pcibios_alloc_controller(pcictrl);
9724b86f SM	116	if (!hose) {
	117	printk(KERN_WARNING EFIKA_PLATFORM_NAME
	118	": Can't allocate PCI controller structure for %s\n",
	119	pcictrl->full_name);
915b9619	120	goto out_put;
9724b86f SM	121	}
9724b86f SM	122
9724b86f SM	123	hose->first_busno = bus_range[0];
	124	hose->last_busno = bus_range[1];
	125	hose->ops = &rtas_pci_ops;
	126
	127	pci_process_bridge_OF_ranges(hose, pcictrl, 0);
915b9619 JL	128	return;
	129	out_put:
	130	of_node_put(pcictrl);
9724b86f SM	131	}
	132
	133	#else
d3e0e028	134	static void __init efika_pcisetup(void)
9724b86f SM	135	{}
	136	#endif
	137
	138
	139
	140	/* ------------------------------------------------------------------------ */
	141	/* Platform setup */
	142	/* ------------------------------------------------------------------------ */
	143
	144	static void efika_show_cpuinfo(struct seq_file *m)
	145	{
	146	struct device_node *root;
e2eb6392 SR	147	const char *revision;
	148	const char *codegendescription;
	149	const char *codegenvendor;
9724b86f SM	150
	151	root = of_find_node_by_path("/");
	152	if (!root)
	153	return;
	154
e2eb6392 SR	155	revision = of_get_property(root, "revision", NULL);
	156	codegendescription = of_get_property(root, "CODEGEN,description", NULL);
	157	codegenvendor = of_get_property(root, "CODEGEN,vendor", NULL);
9724b86f SM	158
	159	if (codegendescription)
	160	seq_printf(m, "machine\t\t: %s\n", codegendescription);
	161	else
	162	seq_printf(m, "machine\t\t: Efika\n");
	163
	164	if (revision)
	165	seq_printf(m, "revision\t: %s\n", revision);
	166
	167	if (codegenvendor)
	168	seq_printf(m, "vendor\t\t: %s\n", codegenvendor);
	169
	170	of_node_put(root);
	171	}
	172
2e1ee1f7 DP	173	#ifdef CONFIG_PM
	174	static void efika_suspend_prepare(void __iomem *mbar)
	175	{
	176	u8 pin = 4; /* GPIO_WKUP_4 (GPIO_PSC6_0 - IRDA_RX) */
	177	u8 level = 1; /* wakeup on high level */
	178	/* IOW. to wake it up, short pins 1 and 3 on IRDA connector */
	179	mpc52xx_set_wakeup_gpio(pin, level);
	180	}
	181	#endif
	182
9724b86f SM	183	static void __init efika_setup_arch(void)
	184	{
	185	rtas_initialize();
	186
c8004a28 GL	187	/* Map important registers from the internal memory map */
	188	mpc52xx_map_common_devices();
	189
9724b86f SM	190	efika_pcisetup();
9724b86f SM	191
2e1ee1f7 DP	192	#ifdef CONFIG_PM
	193	mpc52xx_suspend.board_suspend_prepare = efika_suspend_prepare;
	194	mpc52xx_pm_init();
	195	#endif
	196
9724b86f SM	197	if (ppc_md.progress)
	198	ppc_md.progress("Linux/PPC " UTS_RELEASE " running on Efika ;-)\n", 0x0);
	199	}
	200
	201	static int __init efika_probe(void)
	202	{
9d0c4dfe RH	203	const char *model = of_get_flat_dt_prop(of_get_flat_dt_root(),
9d0c4dfe RH	204	"model", NULL);
9724b86f SM	205
	206	if (model == NULL)
	207	return 0;
	208	if (strcmp(model, "EFIKA5K2"))
	209	return 0;
	210
	211	ISA_DMA_THRESHOLD = ~0L;
	212	DMA_MODE_READ = 0x44;
	213	DMA_MODE_WRITE = 0x48;
	214
	215	return 1;
	216	}
	217
	218	define_machine(efika)
	219	{
	220	.name = EFIKA_PLATFORM_NAME,
	221	.probe = efika_probe,
	222	.setup_arch = efika_setup_arch,
	223	.init = mpc52xx_declare_of_platform_devices,
	224	.show_cpuinfo = efika_show_cpuinfo,
	225	.init_IRQ = mpc52xx_init_irq,
	226	.get_irq = mpc52xx_get_irq,
	227	.restart = rtas_restart,
	228	.power_off = rtas_power_off,
	229	.halt = rtas_halt,
	230	.set_rtc_time = rtas_set_rtc_time,
	231	.get_rtc_time = rtas_get_rtc_time,
	232	.progress = rtas_progress,
	233	.get_boot_time = rtas_get_boot_time,
	234	.calibrate_decr = generic_calibrate_decr,
d6658408	235	#ifdef CONFIG_PCI
9724b86f	236	.phys_mem_access_prot = pci_phys_mem_access_prot,
d6658408	237	#endif
9724b86f SM	238	};
9724b86f SM	239