powerpc/mm: Move around mmu_gathers definition on 64-bit
[linux-2.6-block.git] / arch / powerpc / kernel / setup_64.c
CommitLineData
40ef8cbc
PM
1/*
2 *
3 * Common boot and setup code.
4 *
5 * Copyright (C) 2001 PPC64 Team, IBM Corp
6 *
7 * This program is free software; you can redistribute it and/or
8 * modify it under the terms of the GNU General Public License
9 * as published by the Free Software Foundation; either version
10 * 2 of the License, or (at your option) any later version.
11 */
12
13#undef DEBUG
14
40ef8cbc
PM
15#include <linux/module.h>
16#include <linux/string.h>
17#include <linux/sched.h>
18#include <linux/init.h>
19#include <linux/kernel.h>
20#include <linux/reboot.h>
21#include <linux/delay.h>
22#include <linux/initrd.h>
40ef8cbc
PM
23#include <linux/seq_file.h>
24#include <linux/ioport.h>
25#include <linux/console.h>
26#include <linux/utsname.h>
27#include <linux/tty.h>
28#include <linux/root_dev.h>
29#include <linux/notifier.h>
30#include <linux/cpu.h>
31#include <linux/unistd.h>
32#include <linux/serial.h>
33#include <linux/serial_8250.h>
7a0268fa 34#include <linux/bootmem.h>
12d04eef 35#include <linux/pci.h>
945feb17 36#include <linux/lockdep.h>
d9b2b2a2 37#include <linux/lmb.h>
40ef8cbc 38#include <asm/io.h>
0cc4746c 39#include <asm/kdump.h>
40ef8cbc
PM
40#include <asm/prom.h>
41#include <asm/processor.h>
42#include <asm/pgtable.h>
40ef8cbc
PM
43#include <asm/smp.h>
44#include <asm/elf.h>
45#include <asm/machdep.h>
46#include <asm/paca.h>
40ef8cbc
PM
47#include <asm/time.h>
48#include <asm/cputable.h>
49#include <asm/sections.h>
50#include <asm/btext.h>
51#include <asm/nvram.h>
52#include <asm/setup.h>
53#include <asm/system.h>
54#include <asm/rtas.h>
55#include <asm/iommu.h>
56#include <asm/serial.h>
57#include <asm/cache.h>
58#include <asm/page.h>
59#include <asm/mmu.h>
40ef8cbc 60#include <asm/firmware.h>
f78541dc 61#include <asm/xmon.h>
dcad47fc 62#include <asm/udbg.h>
593e537b 63#include <asm/kexec.h>
ec3cf2ec 64#include <asm/swiotlb.h>
40ef8cbc 65
66ba135c
SR
66#include "setup.h"
67
40ef8cbc
PM
68#ifdef DEBUG
69#define DBG(fmt...) udbg_printf(fmt)
70#else
71#define DBG(fmt...)
72#endif
73
40ef8cbc 74int boot_cpuid = 0;
40ef8cbc
PM
75u64 ppc64_pft_size;
76
dabcafd3
OJ
77/* Pick defaults since we might want to patch instructions
78 * before we've read this from the device tree.
79 */
80struct ppc64_caches ppc64_caches = {
5a2fe38d
OJ
81 .dline_size = 0x40,
82 .log_dline_size = 6,
83 .iline_size = 0x40,
84 .log_iline_size = 6
dabcafd3 85};
40ef8cbc
PM
86EXPORT_SYMBOL_GPL(ppc64_caches);
87
88/*
89 * These are used in binfmt_elf.c to put aux entries on the stack
90 * for each elf executable being started.
91 */
92int dcache_bsize;
93int icache_bsize;
94int ucache_bsize;
95
40ef8cbc
PM
96#ifdef CONFIG_SMP
97
98static int smt_enabled_cmdline;
99
100/* Look for ibm,smt-enabled OF option */
101static void check_smt_enabled(void)
102{
103 struct device_node *dn;
a7f67bdf 104 const char *smt_option;
40ef8cbc
PM
105
106 /* Allow the command line to overrule the OF option */
107 if (smt_enabled_cmdline)
108 return;
109
110 dn = of_find_node_by_path("/options");
111
112 if (dn) {
e2eb6392 113 smt_option = of_get_property(dn, "ibm,smt-enabled", NULL);
40ef8cbc
PM
114
115 if (smt_option) {
116 if (!strcmp(smt_option, "on"))
117 smt_enabled_at_boot = 1;
118 else if (!strcmp(smt_option, "off"))
119 smt_enabled_at_boot = 0;
120 }
121 }
122}
123
124/* Look for smt-enabled= cmdline option */
125static int __init early_smt_enabled(char *p)
126{
127 smt_enabled_cmdline = 1;
128
129 if (!p)
130 return 0;
131
132 if (!strcmp(p, "on") || !strcmp(p, "1"))
133 smt_enabled_at_boot = 1;
134 else if (!strcmp(p, "off") || !strcmp(p, "0"))
135 smt_enabled_at_boot = 0;
136
137 return 0;
138}
139early_param("smt-enabled", early_smt_enabled);
140
5ad57078
PM
141#else
142#define check_smt_enabled()
40ef8cbc
PM
143#endif /* CONFIG_SMP */
144
ee43eb78 145/* Put the paca pointer into r13 and SPRG_PACA */
4ba99b97
ME
146void __init setup_paca(int cpu)
147{
148 local_paca = &paca[cpu];
ee43eb78 149 mtspr(SPRN_SPRG_PACA, local_paca);
4ba99b97
ME
150}
151
40ef8cbc
PM
152/*
153 * Early initialization entry point. This is called by head.S
154 * with MMU translation disabled. We rely on the "feature" of
155 * the CPU that ignores the top 2 bits of the address in real
156 * mode so we can access kernel globals normally provided we
157 * only toy with things in the RMO region. From here, we do
158 * some early parsing of the device-tree to setup out LMB
159 * data structures, and allocate & initialize the hash table
160 * and segment tables so we can start running with translation
161 * enabled.
162 *
163 * It is this function which will call the probe() callback of
164 * the various platform types and copy the matching one to the
165 * global ppc_md structure. Your platform can eventually do
166 * some very early initializations from the probe() routine, but
167 * this is not recommended, be very careful as, for example, the
168 * device-tree is not accessible via normal means at this point.
169 */
170
171void __init early_setup(unsigned long dt_ptr)
172{
24d96495
BH
173 /* -------- printk is _NOT_ safe to use here ! ------- */
174
90035fe3
TB
175 /* Fill in any unititialised pacas */
176 initialise_pacas();
177
42c4aaad 178 /* Identify CPU type */
974a76f5 179 identify_cpu(0, mfspr(SPRN_PVR));
42c4aaad 180
33dbcf72
ME
181 /* Assume we're on cpu 0 for now. Don't write to the paca yet! */
182 setup_paca(0);
183
945feb17
BH
184 /* Initialize lockdep early or else spinlocks will blow */
185 lockdep_init();
186
24d96495
BH
187 /* -------- printk is now safe to use ------- */
188
f2fd2513
BH
189 /* Enable early debugging if any specified (see udbg.h) */
190 udbg_early_init();
191
e8222502 192 DBG(" -> early_setup(), dt_ptr: 0x%lx\n", dt_ptr);
40ef8cbc 193
40ef8cbc 194 /*
3c607ce2
LV
195 * Do early initialization using the flattened device
196 * tree, such as retrieving the physical memory map or
197 * calculating/retrieving the hash table size.
40ef8cbc
PM
198 */
199 early_init_devtree(__va(dt_ptr));
200
4df20460 201 /* Now we know the logical id of our boot cpu, setup the paca. */
4ba99b97 202 setup_paca(boot_cpuid);
4df20460
AB
203
204 /* Fix up paca fields required for the boot cpu */
205 get_paca()->cpu_start = 1;
4df20460 206
e8222502
BH
207 /* Probe the machine type */
208 probe_machine();
40ef8cbc 209
47310413 210 setup_kdump_trampoline();
0cc4746c 211
40ef8cbc
PM
212 DBG("Found, Initializing memory management...\n");
213
757c74d2
BH
214 /* Initialize the hash table or TLB handling */
215 early_init_mmu();
40ef8cbc
PM
216
217 DBG(" <- early_setup()\n");
218}
219
799d6046
PM
220#ifdef CONFIG_SMP
221void early_setup_secondary(void)
222{
d04c56f7 223 /* Mark interrupts enabled in PACA */
757c74d2 224 get_paca()->soft_enabled = 0;
799d6046 225
757c74d2
BH
226 /* Initialize the hash table or TLB handling */
227 early_init_mmu_secondary();
799d6046
PM
228}
229
230#endif /* CONFIG_SMP */
40ef8cbc 231
b8f51021
ME
232#if defined(CONFIG_SMP) || defined(CONFIG_KEXEC)
233void smp_release_cpus(void)
234{
758438a7 235 unsigned long *ptr;
b8f51021
ME
236
237 DBG(" -> smp_release_cpus()\n");
238
239 /* All secondary cpus are spinning on a common spinloop, release them
240 * all now so they can start to spin on their individual paca
241 * spinloops. For non SMP kernels, the secondary cpus never get out
242 * of the common spinloop.
1f6a93e4 243 */
b8f51021 244
758438a7
ME
245 ptr = (unsigned long *)((unsigned long)&__secondary_hold_spinloop
246 - PHYSICAL_START);
1f6a93e4 247 *ptr = __pa(generic_secondary_smp_init);
b8f51021
ME
248 mb();
249
250 DBG(" <- smp_release_cpus()\n");
251}
252#endif /* CONFIG_SMP || CONFIG_KEXEC */
253
40ef8cbc 254/*
799d6046
PM
255 * Initialize some remaining members of the ppc64_caches and systemcfg
256 * structures
40ef8cbc
PM
257 * (at least until we get rid of them completely). This is mostly some
258 * cache informations about the CPU that will be used by cache flush
259 * routines and/or provided to userland
260 */
261static void __init initialize_cache_info(void)
262{
263 struct device_node *np;
264 unsigned long num_cpus = 0;
265
266 DBG(" -> initialize_cache_info()\n");
267
268 for (np = NULL; (np = of_find_node_by_type(np, "cpu"));) {
269 num_cpus += 1;
270
271 /* We're assuming *all* of the CPUs have the same
272 * d-cache and i-cache sizes... -Peter
273 */
274
275 if ( num_cpus == 1 ) {
a7f67bdf 276 const u32 *sizep, *lsizep;
40ef8cbc 277 u32 size, lsize;
40ef8cbc
PM
278
279 size = 0;
280 lsize = cur_cpu_spec->dcache_bsize;
e2eb6392 281 sizep = of_get_property(np, "d-cache-size", NULL);
40ef8cbc
PM
282 if (sizep != NULL)
283 size = *sizep;
20474abd
BH
284 lsizep = of_get_property(np, "d-cache-block-size", NULL);
285 /* fallback if block size missing */
286 if (lsizep == NULL)
287 lsizep = of_get_property(np, "d-cache-line-size", NULL);
40ef8cbc
PM
288 if (lsizep != NULL)
289 lsize = *lsizep;
290 if (sizep == 0 || lsizep == 0)
291 DBG("Argh, can't find dcache properties ! "
292 "sizep: %p, lsizep: %p\n", sizep, lsizep);
293
a7f290da
BH
294 ppc64_caches.dsize = size;
295 ppc64_caches.dline_size = lsize;
40ef8cbc
PM
296 ppc64_caches.log_dline_size = __ilog2(lsize);
297 ppc64_caches.dlines_per_page = PAGE_SIZE / lsize;
298
299 size = 0;
300 lsize = cur_cpu_spec->icache_bsize;
e2eb6392 301 sizep = of_get_property(np, "i-cache-size", NULL);
40ef8cbc
PM
302 if (sizep != NULL)
303 size = *sizep;
20474abd
BH
304 lsizep = of_get_property(np, "i-cache-block-size", NULL);
305 if (lsizep == NULL)
306 lsizep = of_get_property(np, "i-cache-line-size", NULL);
40ef8cbc
PM
307 if (lsizep != NULL)
308 lsize = *lsizep;
309 if (sizep == 0 || lsizep == 0)
310 DBG("Argh, can't find icache properties ! "
311 "sizep: %p, lsizep: %p\n", sizep, lsizep);
312
a7f290da
BH
313 ppc64_caches.isize = size;
314 ppc64_caches.iline_size = lsize;
40ef8cbc
PM
315 ppc64_caches.log_iline_size = __ilog2(lsize);
316 ppc64_caches.ilines_per_page = PAGE_SIZE / lsize;
317 }
318 }
319
40ef8cbc
PM
320 DBG(" <- initialize_cache_info()\n");
321}
322
40ef8cbc
PM
323
324/*
325 * Do some initial setup of the system. The parameters are those which
326 * were passed in from the bootloader.
327 */
328void __init setup_system(void)
329{
330 DBG(" -> setup_system()\n");
331
826ea8f2
TB
332 /* Apply the CPUs-specific and firmware specific fixups to kernel
333 * text (nop out sections not relevant to this CPU or this firmware)
42c4aaad 334 */
0909c8c2 335 do_feature_fixups(cur_cpu_spec->cpu_features,
42c4aaad 336 &__start___ftr_fixup, &__stop___ftr_fixup);
7c03d653
BH
337 do_feature_fixups(cur_cpu_spec->mmu_features,
338 &__start___mmu_ftr_fixup, &__stop___mmu_ftr_fixup);
826ea8f2
TB
339 do_feature_fixups(powerpc_firmware_features,
340 &__start___fw_ftr_fixup, &__stop___fw_ftr_fixup);
2d1b2027
KG
341 do_lwsync_fixups(cur_cpu_spec->cpu_features,
342 &__start___lwsync_fixup, &__stop___lwsync_fixup);
42c4aaad 343
40ef8cbc
PM
344 /*
345 * Unflatten the device-tree passed by prom_init or kexec
346 */
347 unflatten_device_tree();
348
349 /*
350 * Fill the ppc64_caches & systemcfg structures with informations
0ebfff14 351 * retrieved from the device-tree.
40ef8cbc
PM
352 */
353 initialize_cache_info();
354
0ebfff14
BH
355 /*
356 * Initialize irq remapping subsystem
357 */
358 irq_early_init();
359
40ef8cbc
PM
360#ifdef CONFIG_PPC_RTAS
361 /*
362 * Initialize RTAS if available
363 */
364 rtas_initialize();
365#endif /* CONFIG_PPC_RTAS */
40ef8cbc
PM
366
367 /*
368 * Check if we have an initrd provided via the device-tree
369 */
370 check_for_initrd();
40ef8cbc
PM
371
372 /*
373 * Do some platform specific early initializations, that includes
374 * setting up the hash table pointers. It also sets up some interrupt-mapping
375 * related options that will be used by finish_device_tree()
376 */
57744ea9
GL
377 if (ppc_md.init_early)
378 ppc_md.init_early();
40ef8cbc 379
463ce0e1
BH
380 /*
381 * We can discover serial ports now since the above did setup the
382 * hash table management for us, thus ioremap works. We do that early
383 * so that further code can be debugged
384 */
463ce0e1 385 find_legacy_serial_ports();
463ce0e1 386
40ef8cbc
PM
387 /*
388 * Register early console
389 */
390 register_early_udbg_console();
40ef8cbc 391
47679283
ME
392 /*
393 * Initialize xmon
394 */
395 xmon_setup();
480f6f35 396
5ad57078
PM
397 check_smt_enabled();
398 smp_setup_cpu_maps();
40ef8cbc 399
f018b36f 400#ifdef CONFIG_SMP
40ef8cbc
PM
401 /* Release secondary cpus out of their spinloops at 0x60 now that
402 * we can map physical -> logical CPU ids
403 */
404 smp_release_cpus();
f018b36f 405#endif
40ef8cbc 406
96b644bd 407 printk("Starting Linux PPC64 %s\n", init_utsname()->version);
40ef8cbc
PM
408
409 printk("-----------------------------------------------------\n");
fe333321
IM
410 printk("ppc64_pft_size = 0x%llx\n", ppc64_pft_size);
411 printk("physicalMemorySize = 0x%llx\n", lmb_phys_mem_size());
9697add0
AB
412 if (ppc64_caches.dline_size != 0x80)
413 printk("ppc64_caches.dcache_line_size = 0x%x\n",
414 ppc64_caches.dline_size);
415 if (ppc64_caches.iline_size != 0x80)
416 printk("ppc64_caches.icache_line_size = 0x%x\n",
417 ppc64_caches.iline_size);
94491685 418#ifdef CONFIG_PPC_STD_MMU_64
9697add0
AB
419 if (htab_address)
420 printk("htab_address = 0x%p\n", htab_address);
40ef8cbc 421 printk("htab_hash_mask = 0x%lx\n", htab_hash_mask);
94491685 422#endif /* CONFIG_PPC_STD_MMU_64 */
b160544c 423 if (PHYSICAL_START > 0)
e468455e
ME
424 printk("physical_start = 0x%llx\n",
425 (unsigned long long)PHYSICAL_START);
40ef8cbc 426 printk("-----------------------------------------------------\n");
40ef8cbc 427
40ef8cbc
PM
428 DBG(" <- setup_system()\n");
429}
430
40ef8cbc
PM
431#ifdef CONFIG_IRQSTACKS
432static void __init irqstack_early_init(void)
433{
434 unsigned int i;
435
436 /*
437 * interrupt stacks must be under 256MB, we cannot afford to take
438 * SLB misses on them.
439 */
0e551954 440 for_each_possible_cpu(i) {
3c726f8d
BH
441 softirq_ctx[i] = (struct thread_info *)
442 __va(lmb_alloc_base(THREAD_SIZE,
443 THREAD_SIZE, 0x10000000));
444 hardirq_ctx[i] = (struct thread_info *)
445 __va(lmb_alloc_base(THREAD_SIZE,
446 THREAD_SIZE, 0x10000000));
40ef8cbc
PM
447 }
448}
449#else
450#define irqstack_early_init()
451#endif
452
453/*
454 * Stack space used when we detect a bad kernel stack pointer, and
455 * early in SMP boots before relocation is enabled.
456 */
457static void __init emergency_stack_init(void)
458{
459 unsigned long limit;
460 unsigned int i;
461
462 /*
463 * Emergency stacks must be under 256MB, we cannot afford to take
464 * SLB misses on them. The ABI also requires them to be 128-byte
465 * aligned.
466 *
467 * Since we use these as temporary stacks during secondary CPU
468 * bringup, we need to get at them in real mode. This means they
469 * must also be within the RMO region.
470 */
fe333321 471 limit = min(0x10000000ULL, lmb.rmo_size);
40ef8cbc 472
3243d874
ME
473 for_each_possible_cpu(i) {
474 unsigned long sp;
475 sp = lmb_alloc_base(THREAD_SIZE, THREAD_SIZE, limit);
476 sp += THREAD_SIZE;
477 paca[i].emergency_sp = __va(sp);
478 }
40ef8cbc
PM
479}
480
40ef8cbc
PM
481/*
482 * Called into from start_kernel, after lock_kernel has been called.
483 * Initializes bootmem, which is unsed to manage page allocation until
484 * mem_init is called.
485 */
486void __init setup_arch(char **cmdline_p)
487{
40ef8cbc
PM
488 ppc64_boot_msg(0x12, "Setup Arch");
489
490 *cmdline_p = cmd_line;
491
492 /*
493 * Set cache line size based on type of cpu as a default.
494 * Systems with OF can look in the properties on the cpu node(s)
495 * for a possibly more accurate value.
496 */
497 dcache_bsize = ppc64_caches.dline_size;
498 icache_bsize = ppc64_caches.iline_size;
499
500 /* reboot on panic */
501 panic_timeout = 180;
40ef8cbc
PM
502
503 if (ppc_md.panic)
7e990266 504 setup_panic();
40ef8cbc 505
4846c5de 506 init_mm.start_code = (unsigned long)_stext;
40ef8cbc
PM
507 init_mm.end_code = (unsigned long) _etext;
508 init_mm.end_data = (unsigned long) _edata;
509 init_mm.brk = klimit;
510
511 irqstack_early_init();
512 emergency_stack_init();
513
94491685 514#ifdef CONFIG_PPC_STD_MMU_64
40ef8cbc 515 stabs_alloc();
94491685 516#endif
40ef8cbc
PM
517 /* set up the bootmem stuff with available memory */
518 do_init_bootmem();
519 sparse_init();
520
0458060c
PM
521#ifdef CONFIG_DUMMY_CONSOLE
522 conswitchp = &dummy_con;
523#endif
524
38db7e74
GL
525 if (ppc_md.setup_arch)
526 ppc_md.setup_arch();
40ef8cbc 527
ec3cf2ec
BB
528#ifdef CONFIG_SWIOTLB
529 if (ppc_swiotlb_enable)
530 swiotlb_init();
531#endif
532
40ef8cbc 533 paging_init();
6f0ef0f5
BH
534
535 /* Initialize the MMU context management stuff */
536 mmu_context_init();
537
40ef8cbc
PM
538 ppc64_boot_msg(0x15, "Setup Done");
539}
540
541
542/* ToDo: do something useful if ppc_md is not yet setup. */
543#define PPC64_LINUX_FUNCTION 0x0f000000
544#define PPC64_IPL_MESSAGE 0xc0000000
545#define PPC64_TERM_MESSAGE 0xb0000000
546
547static void ppc64_do_msg(unsigned int src, const char *msg)
548{
549 if (ppc_md.progress) {
550 char buf[128];
551
552 sprintf(buf, "%08X\n", src);
553 ppc_md.progress(buf, 0);
554 snprintf(buf, 128, "%s", msg);
555 ppc_md.progress(buf, 0);
556 }
557}
558
559/* Print a boot progress message. */
560void ppc64_boot_msg(unsigned int src, const char *msg)
561{
562 ppc64_do_msg(PPC64_LINUX_FUNCTION|PPC64_IPL_MESSAGE|src, msg);
563 printk("[boot]%04x %s\n", src, msg);
564}
565
40ef8cbc
PM
566void cpu_die(void)
567{
568 if (ppc_md.cpu_die)
569 ppc_md.cpu_die();
570}
7a0268fa
AB
571
572#ifdef CONFIG_SMP
573void __init setup_per_cpu_areas(void)
574{
575 int i;
576 unsigned long size;
577 char *ptr;
578
579 /* Copy section for each CPU (we discard the original) */
b6e3590f 580 size = ALIGN(__per_cpu_end - __per_cpu_start, PAGE_SIZE);
7a0268fa
AB
581#ifdef CONFIG_MODULES
582 if (size < PERCPU_ENOUGH_ROOM)
583 size = PERCPU_ENOUGH_ROOM;
584#endif
585
0e551954 586 for_each_possible_cpu(i) {
b6e3590f 587 ptr = alloc_bootmem_pages_node(NODE_DATA(cpu_to_node(i)), size);
7a0268fa
AB
588
589 paca[i].data_offset = ptr - __per_cpu_start;
590 memcpy(ptr, __per_cpu_start, __per_cpu_end - __per_cpu_start);
591 }
592}
593#endif
4cb3cee0
BH
594
595
596#ifdef CONFIG_PPC_INDIRECT_IO
597struct ppc_pci_io ppc_pci_io;
598EXPORT_SYMBOL(ppc_pci_io);
599#endif /* CONFIG_PPC_INDIRECT_IO */
600