Commit | Line | Data |
---|---|---|
457c8996 | 1 | // SPDX-License-Identifier: GPL-2.0-only |
9b6b563c PM |
2 | /* |
3 | * Common prep/pmac/chrp boot and setup code. | |
4 | */ | |
5 | ||
9b6b563c PM |
6 | #include <linux/module.h> |
7 | #include <linux/string.h> | |
8 | #include <linux/sched.h> | |
9 | #include <linux/init.h> | |
10 | #include <linux/kernel.h> | |
11 | #include <linux/reboot.h> | |
12 | #include <linux/delay.h> | |
13 | #include <linux/initrd.h> | |
9b6b563c | 14 | #include <linux/tty.h> |
9b6b563c PM |
15 | #include <linux/seq_file.h> |
16 | #include <linux/root_dev.h> | |
17 | #include <linux/cpu.h> | |
18 | #include <linux/console.h> | |
95f72d1e | 19 | #include <linux/memblock.h> |
9445aa1a | 20 | #include <linux/export.h> |
a156c7ba | 21 | #include <linux/nvram.h> |
9b6b563c | 22 | |
9b6b563c PM |
23 | #include <asm/io.h> |
24 | #include <asm/prom.h> | |
25 | #include <asm/processor.h> | |
26 | #include <asm/pgtable.h> | |
9b6b563c | 27 | #include <asm/setup.h> |
9b6b563c PM |
28 | #include <asm/smp.h> |
29 | #include <asm/elf.h> | |
30 | #include <asm/cputable.h> | |
31 | #include <asm/bootx.h> | |
32 | #include <asm/btext.h> | |
33 | #include <asm/machdep.h> | |
7c0f6ba6 | 34 | #include <linux/uaccess.h> |
9b6b563c PM |
35 | #include <asm/pmac_feature.h> |
36 | #include <asm/sections.h> | |
37 | #include <asm/nvram.h> | |
38 | #include <asm/xmon.h> | |
6d7f58b0 | 39 | #include <asm/time.h> |
463ce0e1 | 40 | #include <asm/serial.h> |
51d3082f | 41 | #include <asm/udbg.h> |
1cd03890 | 42 | #include <asm/code-patching.h> |
b92a226e | 43 | #include <asm/cpu_has_feature.h> |
e82d70cf | 44 | #include <asm/asm-prototypes.h> |
db0a2b63 | 45 | #include <asm/kdump.h> |
2c86cd18 | 46 | #include <asm/feature-fixups.h> |
9b6b563c | 47 | |
f2c6d0d1 MM |
48 | #include "setup.h" |
49 | ||
03501dab PM |
50 | #define DBG(fmt...) |
51 | ||
9b6b563c PM |
52 | extern void bootx_init(unsigned long r4, unsigned long phys); |
53 | ||
80579e1f | 54 | int boot_cpuid_phys; |
9974eec2 | 55 | EXPORT_SYMBOL_GPL(boot_cpuid_phys); |
80579e1f | 56 | |
13a9801e | 57 | int smp_hw_index[NR_CPUS]; |
9445aa1a | 58 | EXPORT_SYMBOL(smp_hw_index); |
13a9801e | 59 | |
9b6b563c PM |
60 | unsigned long ISA_DMA_THRESHOLD; |
61 | unsigned int DMA_MODE_READ; | |
62 | unsigned int DMA_MODE_WRITE; | |
63 | ||
9445aa1a AV |
64 | EXPORT_SYMBOL(DMA_MODE_READ); |
65 | EXPORT_SYMBOL(DMA_MODE_WRITE); | |
66 | ||
9b6b563c | 67 | /* |
bd7c93cc BH |
68 | * This is run before start_kernel(), the kernel has been relocated |
69 | * and we are running with enough of the MMU enabled to have our | |
70 | * proper kernel virtual addresses | |
71 | * | |
f9cc1d1f BH |
72 | * We do the initial parsing of the flat device-tree and prepares |
73 | * for the MMU to be fully initialized. | |
9b6b563c | 74 | */ |
6dece0eb | 75 | notrace void __init machine_init(u64 dt_ptr) |
9b6b563c | 76 | { |
04b0a72f | 77 | unsigned int *addr = (unsigned int *)patch_site_addr(&patch__memset_nocache); |
ad1b0122 CL |
78 | unsigned long insn; |
79 | ||
97f6e0cc BH |
80 | /* Configure static keys first, now that we're relocated. */ |
81 | setup_feature_keys(); | |
82 | ||
719c91cc DG |
83 | /* Enable early debugging if any specified (see udbg.h) */ |
84 | udbg_early_init(); | |
51d3082f | 85 | |
fa54a981 | 86 | patch_instruction_site(&patch__memcpy_nocache, PPC_INST_NOP); |
ad1b0122 CL |
87 | |
88 | insn = create_cond_branch(addr, branch_target(addr), 0x820000); | |
89 | patch_instruction(addr, insn); /* replace b by bne cr0 */ | |
1cd03890 | 90 | |
51d3082f | 91 | /* Do some early initialization based on the flat device tree */ |
9b6b563c PM |
92 | early_init_devtree(__va(dt_ptr)); |
93 | ||
91b191c7 DK |
94 | early_init_mmu(); |
95 | ||
f8f50b1b | 96 | setup_kdump_trampoline(); |
9b6b563c PM |
97 | } |
98 | ||
9b6b563c | 99 | /* Checks "l2cr=xxxx" command-line option */ |
d15a261d | 100 | static int __init ppc_setup_l2cr(char *str) |
9b6b563c PM |
101 | { |
102 | if (cpu_has_feature(CPU_FTR_L2CR)) { | |
103 | unsigned long val = simple_strtoul(str, NULL, 0); | |
104 | printk(KERN_INFO "l2cr set to %lx\n", val); | |
105 | _set_L2CR(0); /* force invalidate by disable cache */ | |
106 | _set_L2CR(val); /* and enable it */ | |
107 | } | |
108 | return 1; | |
109 | } | |
110 | __setup("l2cr=", ppc_setup_l2cr); | |
111 | ||
a78bfbfc | 112 | /* Checks "l3cr=xxxx" command-line option */ |
d15a261d | 113 | static int __init ppc_setup_l3cr(char *str) |
a78bfbfc RB |
114 | { |
115 | if (cpu_has_feature(CPU_FTR_L3CR)) { | |
116 | unsigned long val = simple_strtoul(str, NULL, 0); | |
117 | printk(KERN_INFO "l3cr set to %lx\n", val); | |
118 | _set_L3CR(val); /* and enable it */ | |
119 | } | |
120 | return 1; | |
121 | } | |
122 | __setup("l3cr=", ppc_setup_l3cr); | |
123 | ||
d15a261d | 124 | static int __init ppc_init(void) |
9b6b563c | 125 | { |
9b6b563c | 126 | /* clear the progress line */ |
5e41763a GP |
127 | if (ppc_md.progress) |
128 | ppc_md.progress(" ", 0xffff); | |
9b6b563c | 129 | |
9b6b563c PM |
130 | /* call platform init */ |
131 | if (ppc_md.init != NULL) { | |
132 | ppc_md.init(); | |
133 | } | |
134 | return 0; | |
135 | } | |
9b6b563c PM |
136 | arch_initcall(ppc_init); |
137 | ||
c8e409a3 CL |
138 | static void *__init alloc_stack(void) |
139 | { | |
140 | void *ptr = memblock_alloc(THREAD_SIZE, THREAD_SIZE); | |
141 | ||
142 | if (!ptr) | |
143 | panic("cannot allocate %d bytes for stack at %pS\n", | |
144 | THREAD_SIZE, (void *)_RET_IP_); | |
145 | ||
146 | return ptr; | |
147 | } | |
148 | ||
b1923caa | 149 | void __init irqstack_early_init(void) |
85218827 KG |
150 | { |
151 | unsigned int i; | |
152 | ||
153 | /* interrupt stacks must be in lowmem, we get that for free on ppc32 | |
e63075a3 | 154 | * as the memblock is limited to lowmem by default */ |
85218827 | 155 | for_each_possible_cpu(i) { |
c8e409a3 CL |
156 | softirq_ctx[i] = alloc_stack(); |
157 | hardirq_ctx[i] = alloc_stack(); | |
85218827 KG |
158 | } |
159 | } | |
85218827 | 160 | |
bcf0b088 | 161 | #if defined(CONFIG_BOOKE) || defined(CONFIG_40x) |
b1923caa | 162 | void __init exc_lvl_early_init(void) |
bcf0b088 | 163 | { |
3e7f45ad | 164 | unsigned int i, hw_cpu; |
bcf0b088 KG |
165 | |
166 | /* interrupt stacks must be in lowmem, we get that for free on ppc32 | |
95f72d1e | 167 | * as the memblock is limited to lowmem by MEMBLOCK_REAL_LIMIT */ |
bcf0b088 | 168 | for_each_possible_cpu(i) { |
04a34113 | 169 | #ifdef CONFIG_SMP |
3e7f45ad | 170 | hw_cpu = get_hard_smp_processor_id(i); |
04a34113 KH |
171 | #else |
172 | hw_cpu = 0; | |
173 | #endif | |
174 | ||
c8e409a3 | 175 | critirq_ctx[hw_cpu] = alloc_stack(); |
bcf0b088 | 176 | #ifdef CONFIG_BOOKE |
c8e409a3 CL |
177 | dbgirq_ctx[hw_cpu] = alloc_stack(); |
178 | mcheckirq_ctx[hw_cpu] = alloc_stack(); | |
bcf0b088 KG |
179 | #endif |
180 | } | |
181 | } | |
bcf0b088 KG |
182 | #endif |
183 | ||
b1923caa | 184 | void __init setup_power_save(void) |
56571384 | 185 | { |
d7cceda9 | 186 | #ifdef CONFIG_PPC_BOOK3S_32 |
56571384 BH |
187 | if (cpu_has_feature(CPU_FTR_CAN_DOZE) || |
188 | cpu_has_feature(CPU_FTR_CAN_NAP)) | |
189 | ppc_md.power_save = ppc6xx_idle; | |
190 | #endif | |
191 | ||
192 | #ifdef CONFIG_E500 | |
193 | if (cpu_has_feature(CPU_FTR_CAN_DOZE) || | |
194 | cpu_has_feature(CPU_FTR_CAN_NAP)) | |
195 | ppc_md.power_save = e500_idle; | |
196 | #endif | |
197 | } | |
198 | ||
b1923caa | 199 | __init void initialize_cache_info(void) |
8f212cb2 BH |
200 | { |
201 | /* | |
202 | * Set cache line size based on type of cpu as a default. | |
203 | * Systems with OF can look in the properties on the cpu node(s) | |
204 | * for a possibly more accurate value. | |
205 | */ | |
206 | dcache_bsize = cur_cpu_spec->dcache_bsize; | |
207 | icache_bsize = cur_cpu_spec->icache_bsize; | |
208 | ucache_bsize = 0; | |
209 | if (cpu_has_feature(CPU_FTR_UNIFIED_ID_CACHE)) | |
210 | ucache_bsize = icache_bsize = dcache_bsize; | |
211 | } |