powerpc: Move via-cuda symbol exports next to function definitions
[linux-block.git] / arch / powerpc / kernel / setup-common.c
CommitLineData
03501dab
PM
1/*
2 * Common boot and setup code for both 32-bit and 64-bit.
3 * Extracted from arch/powerpc/kernel/setup_64.c.
4 *
5 * Copyright (C) 2001 PPC64 Team, IBM Corp
6 *
7 * This program is free software; you can redistribute it and/or
8 * modify it under the terms of the GNU General Public License
9 * as published by the Free Software Foundation; either version
10 * 2 of the License, or (at your option) any later version.
11 */
e8222502
BH
12
13#undef DEBUG
14
4b16f8e2 15#include <linux/export.h>
03501dab
PM
16#include <linux/string.h>
17#include <linux/sched.h>
18#include <linux/init.h>
19#include <linux/kernel.h>
20#include <linux/reboot.h>
21#include <linux/delay.h>
22#include <linux/initrd.h>
e5c6c8e4 23#include <linux/platform_device.h>
03501dab
PM
24#include <linux/seq_file.h>
25#include <linux/ioport.h>
26#include <linux/console.h>
894673ee 27#include <linux/screen_info.h>
03501dab
PM
28#include <linux/root_dev.h>
29#include <linux/notifier.h>
30#include <linux/cpu.h>
31#include <linux/unistd.h>
32#include <linux/serial.h>
33#include <linux/serial_8250.h>
94a3807c 34#include <linux/debugfs.h>
8d089085 35#include <linux/percpu.h>
95f72d1e 36#include <linux/memblock.h>
d746286c 37#include <linux/of_platform.h>
03501dab 38#include <asm/io.h>
1426d5a3 39#include <asm/paca.h>
03501dab
PM
40#include <asm/prom.h>
41#include <asm/processor.h>
a7f290da 42#include <asm/vdso_datapage.h>
03501dab 43#include <asm/pgtable.h>
03501dab
PM
44#include <asm/smp.h>
45#include <asm/elf.h>
46#include <asm/machdep.h>
47#include <asm/time.h>
48#include <asm/cputable.h>
49#include <asm/sections.h>
e8222502 50#include <asm/firmware.h>
03501dab
PM
51#include <asm/btext.h>
52#include <asm/nvram.h>
53#include <asm/setup.h>
03501dab
PM
54#include <asm/rtas.h>
55#include <asm/iommu.h>
56#include <asm/serial.h>
57#include <asm/cache.h>
58#include <asm/page.h>
59#include <asm/mmu.h>
fca5dcd4 60#include <asm/xmon.h>
8d089085 61#include <asm/cputhreads.h>
f465df81 62#include <mm/mmu_decl.h>
ebaeb5ae 63#include <asm/fadump.h>
03501dab 64
03501dab 65#ifdef DEBUG
f9e4ec57 66#include <asm/udbg.h>
03501dab
PM
67#define DBG(fmt...) udbg_printf(fmt)
68#else
69#define DBG(fmt...)
70#endif
71
e8222502
BH
72/* The main machine-dep calls structure
73 */
74struct machdep_calls ppc_md;
75EXPORT_SYMBOL(ppc_md);
76struct machdep_calls *machine_id;
77EXPORT_SYMBOL(machine_id);
799d6046 78
36ae37e3
BH
79int boot_cpuid = -1;
80EXPORT_SYMBOL_GPL(boot_cpuid);
81
49b09853
PM
82unsigned long klimit = (unsigned long) _end;
83
19a8d97d
SR
84char cmd_line[COMMAND_LINE_SIZE];
85
03501dab
PM
86/*
87 * This still seems to be needed... -- paulus
88 */
89struct screen_info screen_info = {
90 .orig_x = 0,
91 .orig_y = 25,
92 .orig_video_cols = 80,
93 .orig_video_lines = 25,
94 .orig_video_isVGA = 1,
95 .orig_video_points = 16
96};
97
540c6c39
MW
98/* Variables required to store legacy IO irq routing */
99int of_i8042_kbd_irq;
ee110066 100EXPORT_SYMBOL_GPL(of_i8042_kbd_irq);
540c6c39 101int of_i8042_aux_irq;
ee110066 102EXPORT_SYMBOL_GPL(of_i8042_aux_irq);
540c6c39 103
03501dab
PM
104#ifdef __DO_IRQ_CANON
105/* XXX should go elsewhere eventually */
106int ppc_do_canonicalize_irqs;
107EXPORT_SYMBOL(ppc_do_canonicalize_irqs);
108#endif
109
110/* also used by kexec */
111void machine_shutdown(void)
112{
67b43b9d
MS
113#ifdef CONFIG_FA_DUMP
114 /*
115 * if fadump is active, cleanup the fadump registration before we
116 * shutdown.
117 */
118 fadump_cleanup();
119#endif
120
3d1229d6
ME
121 if (ppc_md.machine_shutdown)
122 ppc_md.machine_shutdown();
03501dab
PM
123}
124
125void machine_restart(char *cmd)
126{
127 machine_shutdown();
b8e383d5
KG
128 if (ppc_md.restart)
129 ppc_md.restart(cmd);
03501dab
PM
130#ifdef CONFIG_SMP
131 smp_send_stop();
132#endif
133 printk(KERN_EMERG "System Halted, OK to turn off power\n");
134 local_irq_disable();
135 while (1) ;
136}
137
138void machine_power_off(void)
139{
140 machine_shutdown();
b8e383d5
KG
141 if (ppc_md.power_off)
142 ppc_md.power_off();
03501dab
PM
143#ifdef CONFIG_SMP
144 smp_send_stop();
145#endif
146 printk(KERN_EMERG "System Halted, OK to turn off power\n");
147 local_irq_disable();
148 while (1) ;
149}
150/* Used by the G5 thermal driver */
151EXPORT_SYMBOL_GPL(machine_power_off);
152
153void (*pm_power_off)(void) = machine_power_off;
154EXPORT_SYMBOL_GPL(pm_power_off);
155
156void machine_halt(void)
157{
158 machine_shutdown();
b8e383d5
KG
159 if (ppc_md.halt)
160 ppc_md.halt();
03501dab
PM
161#ifdef CONFIG_SMP
162 smp_send_stop();
163#endif
164 printk(KERN_EMERG "System Halted, OK to turn off power\n");
165 local_irq_disable();
166 while (1) ;
167}
168
169
170#ifdef CONFIG_TAU
171extern u32 cpu_temp(unsigned long cpu);
172extern u32 cpu_temp_both(unsigned long cpu);
173#endif /* CONFIG_TAU */
174
175#ifdef CONFIG_SMP
6b7487fc 176DEFINE_PER_CPU(unsigned int, cpu_pvr);
03501dab
PM
177#endif
178
2c2df038
AB
179static void show_cpuinfo_summary(struct seq_file *m)
180{
181 struct device_node *root;
182 const char *model = NULL;
183#if defined(CONFIG_SMP) && defined(CONFIG_PPC32)
184 unsigned long bogosum = 0;
185 int i;
186 for_each_online_cpu(i)
187 bogosum += loops_per_jiffy;
188 seq_printf(m, "total bogomips\t: %lu.%02lu\n",
189 bogosum/(500000/HZ), bogosum/(5000/HZ) % 100);
190#endif /* CONFIG_SMP && CONFIG_PPC32 */
191 seq_printf(m, "timebase\t: %lu\n", ppc_tb_freq);
192 if (ppc_md.name)
193 seq_printf(m, "platform\t: %s\n", ppc_md.name);
194 root = of_find_node_by_path("/");
195 if (root)
196 model = of_get_property(root, "model", NULL);
197 if (model)
198 seq_printf(m, "model\t\t: %s\n", model);
199 of_node_put(root);
200
201 if (ppc_md.show_cpuinfo != NULL)
202 ppc_md.show_cpuinfo(m);
203
204#ifdef CONFIG_PPC32
205 /* Display the amount of memory */
206 seq_printf(m, "Memory\t\t: %d MB\n",
207 (unsigned int)(total_memory / (1024 * 1024)));
208#endif
209}
210
03501dab
PM
211static int show_cpuinfo(struct seq_file *m, void *v)
212{
213 unsigned long cpu_id = (unsigned long)v - 1;
214 unsigned int pvr;
2299d03a 215 unsigned long proc_freq;
03501dab
PM
216 unsigned short maj;
217 unsigned short min;
218
03501dab
PM
219 /* We only show online cpus: disable preempt (overzealous, I
220 * knew) to prevent cpu going down. */
221 preempt_disable();
222 if (!cpu_online(cpu_id)) {
223 preempt_enable();
224 return 0;
225 }
226
227#ifdef CONFIG_SMP
6b7487fc 228 pvr = per_cpu(cpu_pvr, cpu_id);
03501dab
PM
229#else
230 pvr = mfspr(SPRN_PVR);
231#endif
232 maj = (pvr >> 8) & 0xFF;
233 min = pvr & 0xFF;
234
235 seq_printf(m, "processor\t: %lu\n", cpu_id);
236 seq_printf(m, "cpu\t\t: ");
237
238 if (cur_cpu_spec->pvr_mask)
239 seq_printf(m, "%s", cur_cpu_spec->cpu_name);
240 else
241 seq_printf(m, "unknown (%08x)", pvr);
242
243#ifdef CONFIG_ALTIVEC
244 if (cpu_has_feature(CPU_FTR_ALTIVEC))
245 seq_printf(m, ", altivec supported");
246#endif /* CONFIG_ALTIVEC */
247
248 seq_printf(m, "\n");
249
250#ifdef CONFIG_TAU
251 if (cur_cpu_spec->cpu_features & CPU_FTR_TAU) {
252#ifdef CONFIG_TAU_AVERAGE
253 /* more straightforward, but potentially misleading */
254 seq_printf(m, "temperature \t: %u C (uncalibrated)\n",
bccfd588 255 cpu_temp(cpu_id));
03501dab
PM
256#else
257 /* show the actual temp sensor range */
258 u32 temp;
bccfd588 259 temp = cpu_temp_both(cpu_id);
03501dab
PM
260 seq_printf(m, "temperature \t: %u-%u C (uncalibrated)\n",
261 temp & 0xff, temp >> 16);
262#endif
263 }
264#endif /* CONFIG_TAU */
265
266 /*
2299d03a
GS
267 * Platforms that have variable clock rates, should implement
268 * the method ppc_md.get_proc_freq() that reports the clock
269 * rate of a given cpu. The rest can use ppc_proc_freq to
270 * report the clock rate that is same across all cpus.
03501dab 271 */
2299d03a
GS
272 if (ppc_md.get_proc_freq)
273 proc_freq = ppc_md.get_proc_freq(cpu_id);
274 else
275 proc_freq = ppc_proc_freq;
276
277 if (proc_freq)
03501dab 278 seq_printf(m, "clock\t\t: %lu.%06luMHz\n",
2299d03a 279 proc_freq / 1000000, proc_freq % 1000000);
03501dab
PM
280
281 if (ppc_md.show_percpuinfo != NULL)
282 ppc_md.show_percpuinfo(m, cpu_id);
283
284 /* If we are a Freescale core do a simple check so
285 * we dont have to keep adding cases in the future */
286 if (PVR_VER(pvr) & 0x8000) {
a501d8f3
ML
287 switch (PVR_VER(pvr)) {
288 case 0x8000: /* 7441/7450/7451, Voyager */
289 case 0x8001: /* 7445/7455, Apollo 6 */
290 case 0x8002: /* 7447/7457, Apollo 7 */
291 case 0x8003: /* 7447A, Apollo 7 PM */
292 case 0x8004: /* 7448, Apollo 8 */
293 case 0x800c: /* 7410, Nitro */
294 maj = ((pvr >> 8) & 0xF);
295 min = PVR_MIN(pvr);
296 break;
297 default: /* e500/book-e */
298 maj = PVR_MAJ(pvr);
299 min = PVR_MIN(pvr);
300 break;
301 }
03501dab
PM
302 } else {
303 switch (PVR_VER(pvr)) {
304 case 0x0020: /* 403 family */
305 maj = PVR_MAJ(pvr) + 1;
306 min = PVR_MIN(pvr);
307 break;
308 case 0x1008: /* 740P/750P ?? */
309 maj = ((pvr >> 8) & 0xFF) - 1;
310 min = pvr & 0xFF;
311 break;
312 default:
313 maj = (pvr >> 8) & 0xFF;
314 min = pvr & 0xFF;
315 break;
316 }
317 }
318
319 seq_printf(m, "revision\t: %hd.%hd (pvr %04x %04x)\n",
320 maj, min, PVR_VER(pvr), PVR_REV(pvr));
321
322#ifdef CONFIG_PPC32
323 seq_printf(m, "bogomips\t: %lu.%02lu\n",
324 loops_per_jiffy / (500000/HZ),
325 (loops_per_jiffy / (5000/HZ)) % 100);
326#endif
327
328#ifdef CONFIG_SMP
329 seq_printf(m, "\n");
330#endif
331
332 preempt_enable();
e6532c63
AB
333
334 /* If this is the last cpu, print the summary */
335 if (cpumask_next(cpu_id, cpu_online_mask) >= nr_cpu_ids)
336 show_cpuinfo_summary(m);
337
03501dab
PM
338 return 0;
339}
340
341static void *c_start(struct seq_file *m, loff_t *pos)
342{
e6532c63
AB
343 if (*pos == 0) /* just in case, cpu 0 is not the first */
344 *pos = cpumask_first(cpu_online_mask);
345 else
346 *pos = cpumask_next(*pos - 1, cpu_online_mask);
347 if ((*pos) < nr_cpu_ids)
348 return (void *)(unsigned long)(*pos + 1);
349 return NULL;
03501dab
PM
350}
351
352static void *c_next(struct seq_file *m, void *v, loff_t *pos)
353{
e6532c63 354 (*pos)++;
03501dab
PM
355 return c_start(m, pos);
356}
357
358static void c_stop(struct seq_file *m, void *v)
359{
360}
361
88e9d34c 362const struct seq_operations cpuinfo_op = {
03501dab
PM
363 .start =c_start,
364 .next = c_next,
365 .stop = c_stop,
366 .show = show_cpuinfo,
367};
368
a82765b6
DW
369void __init check_for_initrd(void)
370{
371#ifdef CONFIG_BLK_DEV_INITRD
30437b3e
DG
372 DBG(" -> check_for_initrd() initrd_start=0x%lx initrd_end=0x%lx\n",
373 initrd_start, initrd_end);
a82765b6
DW
374
375 /* If we were passed an initrd, set the ROOT_DEV properly if the values
376 * look sensible. If not, clear initrd reference.
377 */
51fae6de 378 if (is_kernel_addr(initrd_start) && is_kernel_addr(initrd_end) &&
a82765b6
DW
379 initrd_end > initrd_start)
380 ROOT_DEV = Root_RAM0;
6761c4a0 381 else
a82765b6 382 initrd_start = initrd_end = 0;
a82765b6
DW
383
384 if (initrd_start)
385 printk("Found initrd at 0x%lx:0x%lx\n", initrd_start, initrd_end);
386
387 DBG(" <- check_for_initrd()\n");
388#endif /* CONFIG_BLK_DEV_INITRD */
389}
390
5ad57078
PM
391#ifdef CONFIG_SMP
392
5853aef1 393int threads_per_core, threads_per_subcore, threads_shift;
8d089085 394cpumask_t threads_core_mask;
de56a948 395EXPORT_SYMBOL_GPL(threads_per_core);
5853aef1 396EXPORT_SYMBOL_GPL(threads_per_subcore);
de56a948
PM
397EXPORT_SYMBOL_GPL(threads_shift);
398EXPORT_SYMBOL_GPL(threads_core_mask);
8d089085
BH
399
400static void __init cpu_init_thread_core_maps(int tpc)
401{
402 int i;
403
404 threads_per_core = tpc;
5853aef1 405 threads_per_subcore = tpc;
104699c0 406 cpumask_clear(&threads_core_mask);
8d089085
BH
407
408 /* This implementation only supports power of 2 number of threads
409 * for simplicity and performance
410 */
411 threads_shift = ilog2(tpc);
412 BUG_ON(tpc != (1 << threads_shift));
413
414 for (i = 0; i < tpc; i++)
104699c0 415 cpumask_set_cpu(i, &threads_core_mask);
8d089085
BH
416
417 printk(KERN_INFO "CPU maps initialized for %d thread%s per core\n",
418 tpc, tpc > 1 ? "s" : "");
419 printk(KERN_DEBUG " (thread shift is %d)\n", threads_shift);
420}
421
422
5ad57078
PM
423/**
424 * setup_cpu_maps - initialize the following cpu maps:
828a6986
AB
425 * cpu_possible_mask
426 * cpu_present_mask
5ad57078
PM
427 *
428 * Having the possible map set up early allows us to restrict allocations
8657ae28 429 * of things like irqstacks to nr_cpu_ids rather than NR_CPUS.
5ad57078
PM
430 *
431 * We do not initialize the online map here; cpus set their own bits in
828a6986 432 * cpu_online_mask as they come up.
5ad57078
PM
433 *
434 * This function is valid only for Open Firmware systems. finish_device_tree
435 * must be called before using this.
436 *
437 * While we're here, we may as well set the "physical" cpu ids in the paca.
4df20460
AB
438 *
439 * NOTE: This must match the parsing done in early_init_dt_scan_cpus.
5ad57078
PM
440 */
441void __init smp_setup_cpu_maps(void)
442{
443 struct device_node *dn = NULL;
444 int cpu = 0;
8d089085
BH
445 int nthreads = 1;
446
447 DBG("smp_setup_cpu_maps()\n");
5ad57078 448
8657ae28 449 while ((dn = of_find_node_by_type(dn, "cpu")) && cpu < nr_cpu_ids) {
ac13282d 450 const __be32 *intserv;
43f88120 451 __be32 cpu_be;
8d089085
BH
452 int j, len;
453
454 DBG(" * %s...\n", dn->full_name);
5ad57078 455
e2eb6392
SR
456 intserv = of_get_property(dn, "ibm,ppc-interrupt-server#s",
457 &len);
8d089085 458 if (intserv) {
8d089085
BH
459 DBG(" ibm,ppc-interrupt-server#s -> %d threads\n",
460 nthreads);
461 } else {
462 DBG(" no ibm,ppc-interrupt-server#s -> 1 thread\n");
e16c8765 463 intserv = of_get_property(dn, "reg", &len);
43f88120
AP
464 if (!intserv) {
465 cpu_be = cpu_to_be32(cpu);
466 intserv = &cpu_be; /* assume logical == phys */
e16c8765 467 len = 4;
43f88120 468 }
5ad57078
PM
469 }
470
e16c8765
AF
471 nthreads = len / sizeof(int);
472
8657ae28 473 for (j = 0; j < nthreads && cpu < nr_cpu_ids; j++) {
6663a4fa
SW
474 bool avail;
475
8d089085 476 DBG(" thread %d -> cpu %d (hard id %d)\n",
ac13282d 477 j, cpu, be32_to_cpu(intserv[j]));
6663a4fa
SW
478
479 avail = of_device_is_available(dn);
480 if (!avail)
481 avail = !of_property_match_string(dn,
482 "enable-method", "spin-table");
483
484 set_cpu_present(cpu, avail);
ac13282d 485 set_hard_smp_processor_id(cpu, be32_to_cpu(intserv[j]));
ea0f1cab 486 set_cpu_possible(cpu, true);
5ad57078
PM
487 cpu++;
488 }
489 }
490
8d089085
BH
491 /* If no SMT supported, nthreads is forced to 1 */
492 if (!cpu_has_feature(CPU_FTR_SMT)) {
493 DBG(" SMT disabled ! nthreads forced to 1\n");
494 nthreads = 1;
495 }
496
5ad57078
PM
497#ifdef CONFIG_PPC64
498 /*
499 * On pSeries LPAR, we need to know how many cpus
500 * could possibly be added to this partition.
501 */
e8222502 502 if (machine_is(pseries) && firmware_has_feature(FW_FEATURE_LPAR) &&
799d6046 503 (dn = of_find_node_by_path("/rtas"))) {
5ad57078 504 int num_addr_cell, num_size_cell, maxcpus;
01666c8e 505 const __be32 *ireg;
5ad57078 506
a8bda5dd 507 num_addr_cell = of_n_addr_cells(dn);
9213feea 508 num_size_cell = of_n_size_cells(dn);
5ad57078 509
e2eb6392 510 ireg = of_get_property(dn, "ibm,lrdr-capacity", NULL);
5ad57078
PM
511
512 if (!ireg)
513 goto out;
514
01666c8e 515 maxcpus = be32_to_cpup(ireg + num_addr_cell + num_size_cell);
5ad57078
PM
516
517 /* Double maxcpus for processors which have SMT capability */
518 if (cpu_has_feature(CPU_FTR_SMT))
8d089085 519 maxcpus *= nthreads;
5ad57078 520
8657ae28 521 if (maxcpus > nr_cpu_ids) {
5ad57078
PM
522 printk(KERN_WARNING
523 "Partition configured for %d cpus, "
524 "operating system maximum is %d.\n",
8657ae28
MM
525 maxcpus, nr_cpu_ids);
526 maxcpus = nr_cpu_ids;
5ad57078
PM
527 } else
528 printk(KERN_INFO "Partition configured for %d cpus.\n",
529 maxcpus);
530
531 for (cpu = 0; cpu < maxcpus; cpu++)
ea0f1cab 532 set_cpu_possible(cpu, true);
5ad57078
PM
533 out:
534 of_node_put(dn);
535 }
d5a7430d
MT
536 vdso_data->processorCount = num_present_cpus();
537#endif /* CONFIG_PPC64 */
8d089085
BH
538
539 /* Initialize CPU <=> thread mapping/
540 *
541 * WARNING: We assume that the number of threads is the same for
542 * every CPU in the system. If that is not the case, then some code
543 * here will have to be reworked
544 */
545 cpu_init_thread_core_maps(nthreads);
1426d5a3 546
c1854e00 547 /* Now that possible cpus are set, set nr_cpu_ids for later use */
aa79bc21 548 setup_nr_cpu_ids();
c1854e00 549
1426d5a3 550 free_unused_pacas();
d5a7430d 551}
5ad57078 552#endif /* CONFIG_SMP */
fca5dcd4 553
d33b78df 554#ifdef CONFIG_PCSPKR_PLATFORM
e5c6c8e4
MN
555static __init int add_pcspkr(void)
556{
557 struct device_node *np;
558 struct platform_device *pd;
559 int ret;
560
561 np = of_find_compatible_node(NULL, NULL, "pnpPNP,100");
562 of_node_put(np);
563 if (!np)
564 return -ENODEV;
565
566 pd = platform_device_alloc("pcspkr", -1);
567 if (!pd)
568 return -ENOMEM;
569
570 ret = platform_device_add(pd);
571 if (ret)
572 platform_device_put(pd);
573
574 return ret;
575}
576device_initcall(add_pcspkr);
d33b78df 577#endif /* CONFIG_PCSPKR_PLATFORM */
95d465fd 578
e8222502
BH
579void probe_machine(void)
580{
581 extern struct machdep_calls __machine_desc_start;
582 extern struct machdep_calls __machine_desc_end;
583
584 /*
585 * Iterate all ppc_md structures until we find the proper
586 * one for the current machine type
587 */
588 DBG("Probing machine type ...\n");
589
590 for (machine_id = &__machine_desc_start;
591 machine_id < &__machine_desc_end;
592 machine_id++) {
593 DBG(" %s ...", machine_id->name);
594 memcpy(&ppc_md, machine_id, sizeof(struct machdep_calls));
595 if (ppc_md.probe()) {
596 DBG(" match !\n");
597 break;
598 }
599 DBG("\n");
600 }
601 /* What can we do if we didn't find ? */
602 if (machine_id >= &__machine_desc_end) {
603 DBG("No suitable machine found !\n");
604 for (;;);
605 }
606
607 printk(KERN_INFO "Using %s machine description\n", ppc_md.name);
608}
1269277a 609
8d8a0241 610/* Match a class of boards, not a specific device configuration. */
1269277a
DW
611int check_legacy_ioport(unsigned long base_port)
612{
8d8a0241
OH
613 struct device_node *parent, *np = NULL;
614 int ret = -ENODEV;
615
616 switch(base_port) {
617 case I8042_DATA_REG:
db0dbae9
WF
618 if (!(np = of_find_compatible_node(NULL, NULL, "pnpPNP,303")))
619 np = of_find_compatible_node(NULL, NULL, "pnpPNP,f03");
620 if (np) {
621 parent = of_get_parent(np);
540c6c39
MW
622
623 of_i8042_kbd_irq = irq_of_parse_and_map(parent, 0);
624 if (!of_i8042_kbd_irq)
625 of_i8042_kbd_irq = 1;
626
627 of_i8042_aux_irq = irq_of_parse_and_map(parent, 1);
628 if (!of_i8042_aux_irq)
629 of_i8042_aux_irq = 12;
630
db0dbae9
WF
631 of_node_put(np);
632 np = parent;
633 break;
634 }
8d8a0241 635 np = of_find_node_by_type(NULL, "8042");
f5d834fc
AC
636 /* Pegasos has no device_type on its 8042 node, look for the
637 * name instead */
638 if (!np)
639 np = of_find_node_by_name(NULL, "8042");
2c78027a
GP
640 if (np) {
641 of_i8042_kbd_irq = 1;
642 of_i8042_aux_irq = 12;
643 }
8d8a0241
OH
644 break;
645 case FDC_BASE: /* FDC1 */
646 np = of_find_node_by_type(NULL, "fdc");
647 break;
8d8a0241
OH
648 default:
649 /* ipmi is supposed to fail here */
650 break;
651 }
652 if (!np)
653 return ret;
654 parent = of_get_parent(np);
655 if (parent) {
656 if (strcmp(parent->type, "isa") == 0)
657 ret = 0;
658 of_node_put(parent);
659 }
660 of_node_put(np);
661 return ret;
1269277a
DW
662}
663EXPORT_SYMBOL(check_legacy_ioport);
7e990266
KG
664
665static int ppc_panic_event(struct notifier_block *this,
666 unsigned long event, void *ptr)
667{
ebaeb5ae
MS
668 /*
669 * If firmware-assisted dump has been registered then trigger
670 * firmware-assisted dump and let firmware handle everything else.
671 */
672 crash_fadump(NULL, ptr);
7e990266
KG
673 ppc_md.panic(ptr); /* May not return */
674 return NOTIFY_DONE;
675}
676
677static struct notifier_block ppc_panic_block = {
678 .notifier_call = ppc_panic_event,
679 .priority = INT_MIN /* may not return; must be done last */
680};
681
682void __init setup_panic(void)
683{
684 atomic_notifier_chain_register(&panic_notifier_list, &ppc_panic_block);
685}
06cce43c
DF
686
687#ifdef CONFIG_CHECK_CACHE_COHERENCY
688/*
689 * For platforms that have configurable cache-coherency. This function
690 * checks that the cache coherency setting of the kernel matches the setting
691 * left by the firmware, as indicated in the device tree. Since a mismatch
692 * will eventually result in DMA failures, we print * and error and call
693 * BUG() in that case.
694 */
695
696#ifdef CONFIG_NOT_COHERENT_CACHE
697#define KERNEL_COHERENCY 0
698#else
699#define KERNEL_COHERENCY 1
700#endif
701
702static int __init check_cache_coherency(void)
703{
704 struct device_node *np;
705 const void *prop;
706 int devtree_coherency;
707
708 np = of_find_node_by_path("/");
709 prop = of_get_property(np, "coherency-off", NULL);
710 of_node_put(np);
711
712 devtree_coherency = prop ? 0 : 1;
713
714 if (devtree_coherency != KERNEL_COHERENCY) {
715 printk(KERN_ERR
716 "kernel coherency:%s != device tree_coherency:%s\n",
717 KERNEL_COHERENCY ? "on" : "off",
718 devtree_coherency ? "on" : "off");
719 BUG();
720 }
721
722 return 0;
723}
724
725late_initcall(check_cache_coherency);
726#endif /* CONFIG_CHECK_CACHE_COHERENCY */
94a3807c
ME
727
728#ifdef CONFIG_DEBUG_FS
729struct dentry *powerpc_debugfs_root;
907b1f45 730EXPORT_SYMBOL(powerpc_debugfs_root);
94a3807c
ME
731
732static int powerpc_debugfs_init(void)
733{
734 powerpc_debugfs_root = debugfs_create_dir("powerpc", NULL);
735
736 return powerpc_debugfs_root == NULL;
737}
738arch_initcall(powerpc_debugfs_init);
739#endif
d746286c 740
a9c0f41b 741void ppc_printk_progress(char *s, unsigned short hex)
d746286c 742{
a9c0f41b 743 pr_info("%s\n", s);
d746286c
KG
744}
745
314b02f5 746void arch_setup_pdev_archdata(struct platform_device *pdev)
d746286c 747{
314b02f5
KG
748 pdev->archdata.dma_mask = DMA_BIT_MASK(32);
749 pdev->dev.dma_mask = &pdev->archdata.dma_mask;
750 set_dma_ops(&pdev->dev, &dma_direct_ops);
d746286c 751}