projects / linux-2.6-block.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
powerpc/64s/exception: remove bad stack branch
[linux-2.6-block.git] / arch / powerpc / kernel / asm-offsets.c
CommitLineData
14cf11af
PM		 1/*
2 * This program is used to generate definitions needed by
3 * assembly language modules.
4 *
5 * We use the technique used in the OSF Mach kernel code:
6 * generate asm statements containing #defines,
7 * compile this file to assembler, and then extract the
8 * #defines from the assembly-language output.
9 *
10 * This program is free software; you can redistribute it and/or
11 * modify it under the terms of the GNU General Public License
12 * as published by the Free Software Foundation; either version
13 * 2 of the License, or (at your option) any later version.
14 */
15
ed1cd6de
CL		 16#define GENERATING_ASM_OFFSETS /* asm/smp.h */
17
0d55303c 18#include <linux/compat.h>
14cf11af
PM		 19#include <linux/signal.h>
20#include <linux/sched.h>
21#include <linux/kernel.h>
22#include <linux/errno.h>
23#include <linux/string.h>
24#include <linux/types.h>
14cf11af
PM		 25#include <linux/mman.h>
26#include <linux/mm.h>
543b9fd3 27#include <linux/suspend.h>
ad7f7167 28#include <linux/hrtimer.h>
d1dead5c 29#ifdef CONFIG_PPC64
14cf11af
PM		 30#include <linux/time.h>
31#include <linux/hardirq.h>
d1dead5c 32#endif
d4d298fe 33#include <linux/kbuild.h>
d1dead5c 34
14cf11af
PM		 35#include <asm/io.h>
36#include <asm/page.h>
37#include <asm/pgtable.h>
38#include <asm/processor.h>
14cf11af
PM		 39#include <asm/cputable.h>
40#include <asm/thread_info.h>
033ef338 41#include <asm/rtas.h>
a7f290da 42#include <asm/vdso_datapage.h>
66feed61 43#include <asm/dbell.h>
14cf11af
PM		 44#ifdef CONFIG_PPC64
45#include <asm/paca.h>
46#include <asm/lppaca.h>
14cf11af 47#include <asm/cache.h>
11a27ad7 48#include <asm/mmu.h>
f04da0bc 49#include <asm/hvcall.h>
19ccb76a 50#include <asm/xics.h>
14cf11af 51#endif
ed79ba9e
BH		 52#ifdef CONFIG_PPC_POWERNV
53#include <asm/opal.h>
54#endif
989044ee 55#if defined(CONFIG_KVM) || defined(CONFIG_KVM_GUEST)
366d4b9b 56#include <linux/kvm_host.h>
0604675f 57#endif
989044ee
AG		 58#if defined(CONFIG_KVM) && defined(CONFIG_PPC_BOOK3S)
59#include <asm/kvm_book3s.h>
5deb8e7a 60#include <asm/kvm_ppc.h>
db93f574 61#endif
14cf11af 62
57e2a99f 63#ifdef CONFIG_PPC32
fca622c5
KG		 64#if defined(CONFIG_BOOKE) || defined(CONFIG_40x)
65#include "head_booke.h"
66#endif
57e2a99f 67#endif
fca622c5 68
55fd766b 69#if defined(CONFIG_PPC_FSL_BOOK3E)
19f5465e
TP		 70#include "../mm/mmu_decl.h"
71#endif
72
f86ef74e
CL		 73#ifdef CONFIG_PPC_8xx
74#include <asm/fixmap.h>
75#endif
76
10d4cf18
RG		 77#define STACK_PT_REGS_OFFSET(sym, val) \
78 DEFINE(sym, STACK_FRAME_OVERHEAD + offsetof(struct pt_regs, val))
79
14cf11af
PM		 80int main(void)
81{
45465615
RG		 82 OFFSET(THREAD, task_struct, thread);
83 OFFSET(MM, task_struct, mm);
c3ff2a51
CL		 84#ifdef CONFIG_STACKPROTECTOR
85 OFFSET(TASK_CANARY, task_struct, stack_canary);
06ec27ae
CL		 86#ifdef CONFIG_PPC64
87 OFFSET(PACA_CANARY, paca_struct, canary);
88#endif
c3ff2a51 89#endif
45465615 90 OFFSET(MMCONTEXTID, mm_struct, context.id);
14cf11af 91#ifdef CONFIG_PPC64
9c1e1052
PM		 92 DEFINE(SIGSEGV, SIGSEGV);
93 DEFINE(NMI_MASK, NMI_MASK);
d1dead5c 94#else
45465615 95 OFFSET(KSP_LIMIT, thread_struct, ksp_limit);
0df977ea
CL		 96#ifdef CONFIG_PPC_RTAS
97 OFFSET(RTAS_SP, thread_struct, rtas_sp);
98#endif
d1dead5c 99#endif /* CONFIG_PPC64 */
8c1fc5ab 100 OFFSET(TASK_STACK, task_struct, stack);
ed1cd6de 101#ifdef CONFIG_SMP
f7354cca 102 OFFSET(TASK_CPU, task_struct, cpu);
ed1cd6de 103#endif
d1dead5c 104
85baa095 105#ifdef CONFIG_LIVEPATCH
45465615 106 OFFSET(TI_livepatch_sp, thread_info, livepatch_sp);
85baa095
ME		 107#endif
108
45465615
RG		 109 OFFSET(KSP, thread_struct, ksp);
110 OFFSET(PT_REGS, thread_struct, regs);
1325a684 111#ifdef CONFIG_BOOKE
45465615 112 OFFSET(THREAD_NORMSAVES, thread_struct, normsave[0]);
1325a684 113#endif
45465615 114 OFFSET(THREAD_FPEXC_MODE, thread_struct, fpexc_mode);
aa9a9516 115 OFFSET(THREAD_FPSTATE, thread_struct, fp_state.fpr);
45465615
RG		 116 OFFSET(THREAD_FPSAVEAREA, thread_struct, fp_save_area);
117 OFFSET(FPSTATE_FPSCR, thread_fp_state, fpscr);
118 OFFSET(THREAD_LOAD_FP, thread_struct, load_fp);
14cf11af 119#ifdef CONFIG_ALTIVEC
aa9a9516 120 OFFSET(THREAD_VRSTATE, thread_struct, vr_state.vr);
45465615
RG		 121 OFFSET(THREAD_VRSAVEAREA, thread_struct, vr_save_area);
122 OFFSET(THREAD_VRSAVE, thread_struct, vrsave);
123 OFFSET(THREAD_USED_VR, thread_struct, used_vr);
124 OFFSET(VRSTATE_VSCR, thread_vr_state, vscr);
125 OFFSET(THREAD_LOAD_VEC, thread_struct, load_vec);
14cf11af 126#endif /* CONFIG_ALTIVEC */
c6e6771b 127#ifdef CONFIG_VSX
45465615 128 OFFSET(THREAD_USED_VSR, thread_struct, used_vsr);
c6e6771b 129#endif /* CONFIG_VSX */
d1dead5c 130#ifdef CONFIG_PPC64
45465615 131 OFFSET(KSP_VSID, thread_struct, ksp_vsid);
d1dead5c 132#else /* CONFIG_PPC64 */
45465615 133 OFFSET(PGDIR, thread_struct, pgdir);
14cf11af 134#ifdef CONFIG_SPE
45465615
RG		 135 OFFSET(THREAD_EVR0, thread_struct, evr[0]);
136 OFFSET(THREAD_ACC, thread_struct, acc);
137 OFFSET(THREAD_SPEFSCR, thread_struct, spefscr);
138 OFFSET(THREAD_USED_SPE, thread_struct, used_spe);
14cf11af 139#endif /* CONFIG_SPE */
d1dead5c 140#endif /* CONFIG_PPC64 */
13d543cd 141#if defined(CONFIG_4xx) || defined(CONFIG_BOOKE)
45465615 142 OFFSET(THREAD_DBCR0, thread_struct, debug.dbcr0);
13d543cd 143#endif
97e49255 144#ifdef CONFIG_KVM_BOOK3S_32_HANDLER
45465615 145 OFFSET(THREAD_KVM_SVCPU, thread_struct, kvm_shadow_vcpu);
97e49255 146#endif
ffe129ec 147#if defined(CONFIG_KVM) && defined(CONFIG_BOOKE)
45465615 148 OFFSET(THREAD_KVM_VCPU, thread_struct, kvm_vcpu);
d30f6e48 149#endif
a68c31fc
CL		 150#if defined(CONFIG_PPC_BOOK3S_32) && defined(CONFIG_PPC_KUAP)
151 OFFSET(KUAP, thread_struct, kuap);
152#endif
d1dead5c 153
8b3c34cf 154#ifdef CONFIG_PPC_TRANSACTIONAL_MEM
45465615
RG		 155 OFFSET(PACATMSCRATCH, paca_struct, tm_scratch);
156 OFFSET(THREAD_TM_TFHAR, thread_struct, tm_tfhar);
157 OFFSET(THREAD_TM_TEXASR, thread_struct, tm_texasr);
158 OFFSET(THREAD_TM_TFIAR, thread_struct, tm_tfiar);
159 OFFSET(THREAD_TM_TAR, thread_struct, tm_tar);
160 OFFSET(THREAD_TM_PPR, thread_struct, tm_ppr);
161 OFFSET(THREAD_TM_DSCR, thread_struct, tm_dscr);
162 OFFSET(PT_CKPT_REGS, thread_struct, ckpt_regs);
aa9a9516 163 OFFSET(THREAD_CKVRSTATE, thread_struct, ckvr_state.vr);
45465615 164 OFFSET(THREAD_CKVRSAVE, thread_struct, ckvrsave);
aa9a9516 165 OFFSET(THREAD_CKFPSTATE, thread_struct, ckfp_state.fpr);
8b3c34cf
MN		 166 /* Local pt_regs on stack for Transactional Memory funcs. */
167 DEFINE(TM_FRAME_SIZE, STACK_FRAME_OVERHEAD +
168 sizeof(struct pt_regs) + 16);
169#endif /* CONFIG_PPC_TRANSACTIONAL_MEM */
2468dcf6 170
45465615
RG		 171 OFFSET(TI_FLAGS, thread_info, flags);
172 OFFSET(TI_LOCAL_FLAGS, thread_info, local_flags);
173 OFFSET(TI_PREEMPT, thread_info, preempt_count);
d1dead5c
SR		 174
175#ifdef CONFIG_PPC64
45465615
RG		 176 OFFSET(DCACHEL1BLOCKSIZE, ppc64_caches, l1d.block_size);
177 OFFSET(DCACHEL1LOGBLOCKSIZE, ppc64_caches, l1d.log_block_size);
178 OFFSET(DCACHEL1BLOCKSPERPAGE, ppc64_caches, l1d.blocks_per_page);
179 OFFSET(ICACHEL1BLOCKSIZE, ppc64_caches, l1i.block_size);
180 OFFSET(ICACHEL1LOGBLOCKSIZE, ppc64_caches, l1i.log_block_size);
181 OFFSET(ICACHEL1BLOCKSPERPAGE, ppc64_caches, l1i.blocks_per_page);
d1dead5c
SR		 182 /* paca */
183 DEFINE(PACA_SIZE, sizeof(struct paca_struct));
45465615
RG		 184 OFFSET(PACAPACAINDEX, paca_struct, paca_index);
185 OFFSET(PACAPROCSTART, paca_struct, cpu_start);
186 OFFSET(PACAKSAVE, paca_struct, kstack);
187 OFFSET(PACACURRENT, paca_struct, __current);
c911d2e1
CL		 188 DEFINE(PACA_THREAD_INFO, offsetof(struct paca_struct, __current) +
189 offsetof(struct task_struct, thread_info));
45465615 190 OFFSET(PACASAVEDMSR, paca_struct, saved_msr);
45465615
RG		 191 OFFSET(PACAR1, paca_struct, saved_r1);
192 OFFSET(PACATOC, paca_struct, kernel_toc);
193 OFFSET(PACAKBASE, paca_struct, kernelbase);
194 OFFSET(PACAKMSR, paca_struct, kernel_msr);
4e26bc4a 195 OFFSET(PACAIRQSOFTMASK, paca_struct, irq_soft_mask);
45465615 196 OFFSET(PACAIRQHAPPENED, paca_struct, irq_happened);
ea678ac6 197 OFFSET(PACA_FTRACE_ENABLED, paca_struct, ftrace_enabled);
c395465d 198#ifdef CONFIG_PPC_BOOK3S
45465615 199 OFFSET(PACACONTEXTID, paca_struct, mm_ctx_id);
d0f13e3c 200#ifdef CONFIG_PPC_MM_SLICES
45465615
RG		 201 OFFSET(PACALOWSLICESPSIZE, paca_struct, mm_ctx_low_slices_psize);
202 OFFSET(PACAHIGHSLICEPSIZE, paca_struct, mm_ctx_high_slices_psize);
4722476b 203 OFFSET(PACA_SLB_ADDR_LIMIT, paca_struct, mm_ctx_slb_addr_limit);
d0f13e3c 204 DEFINE(MMUPSIZEDEFSIZE, sizeof(struct mmu_psize_def));
91c60b5b 205#endif /* CONFIG_PPC_MM_SLICES */
c395465d 206#endif
dce6670a
BH		 207
208#ifdef CONFIG_PPC_BOOK3E
45465615
RG		 209 OFFSET(PACAPGD, paca_struct, pgd);
210 OFFSET(PACA_KERNELPGD, paca_struct, kernel_pgd);
211 OFFSET(PACA_EXGEN, paca_struct, exgen);
212 OFFSET(PACA_EXTLB, paca_struct, extlb);
213 OFFSET(PACA_EXMC, paca_struct, exmc);
214 OFFSET(PACA_EXCRIT, paca_struct, excrit);
215 OFFSET(PACA_EXDBG, paca_struct, exdbg);
216 OFFSET(PACA_MC_STACK, paca_struct, mc_kstack);
217 OFFSET(PACA_CRIT_STACK, paca_struct, crit_kstack);
218 OFFSET(PACA_DBG_STACK, paca_struct, dbg_kstack);
219 OFFSET(PACA_TCD_PTR, paca_struct, tcd_ptr);
220
221 OFFSET(TCD_ESEL_NEXT, tlb_core_data, esel_next);
222 OFFSET(TCD_ESEL_MAX, tlb_core_data, esel_max);
223 OFFSET(TCD_ESEL_FIRST, tlb_core_data, esel_first);
dce6670a
BH		 224#endif /* CONFIG_PPC_BOOK3E */
225
4e003747 226#ifdef CONFIG_PPC_BOOK3S_64
45465615
RG		 227 OFFSET(PACASLBCACHE, paca_struct, slb_cache);
228 OFFSET(PACASLBCACHEPTR, paca_struct, slb_cache_ptr);
126b11b2 229 OFFSET(PACASTABRR, paca_struct, stab_rr);
45465615 230 OFFSET(PACAVMALLOCSLLP, paca_struct, vmalloc_sllp);
91c60b5b 231#ifdef CONFIG_PPC_MM_SLICES
45465615 232 OFFSET(MMUPSIZESLLP, mmu_psize_def, sllp);
d0f13e3c 233#else
45465615 234 OFFSET(PACACONTEXTSLLP, paca_struct, mm_ctx_sllp);
d0f13e3c 235#endif /* CONFIG_PPC_MM_SLICES */
45465615
RG		 236 OFFSET(PACA_EXGEN, paca_struct, exgen);
237 OFFSET(PACA_EXMC, paca_struct, exmc);
238 OFFSET(PACA_EXSLB, paca_struct, exslb);
a3d96f70 239 OFFSET(PACA_EXNMI, paca_struct, exnmi);
8e0b634b 240#ifdef CONFIG_PPC_PSERIES
45465615 241 OFFSET(PACALPPACAPTR, paca_struct, lppaca_ptr);
8e0b634b 242#endif
45465615
RG		 243 OFFSET(PACA_SLBSHADOWPTR, paca_struct, slb_shadow_ptr);
244 OFFSET(SLBSHADOW_STACKVSID, slb_shadow, save_area[SLB_NUM_BOLTED - 1].vsid);
245 OFFSET(SLBSHADOW_STACKESID, slb_shadow, save_area[SLB_NUM_BOLTED - 1].esid);
246 OFFSET(SLBSHADOW_SAVEAREA, slb_shadow, save_area);
247 OFFSET(LPPACA_PMCINUSE, lppaca, pmcregs_in_use);
8e0b634b
NP		 248#ifdef CONFIG_KVM_BOOK3S_HV_POSSIBLE
249 OFFSET(PACA_PMCINUSE, paca_struct, pmcregs_in_use);
250#endif
45465615
RG		 251 OFFSET(LPPACA_DTLIDX, lppaca, dtl_idx);
252 OFFSET(LPPACA_YIELDCOUNT, lppaca, yield_count);
253 OFFSET(PACA_DTL_RIDX, paca_struct, dtl_ridx);
4e003747 254#endif /* CONFIG_PPC_BOOK3S_64 */
45465615 255 OFFSET(PACAEMERGSP, paca_struct, emergency_sp);
1e9b4507 256#ifdef CONFIG_PPC_BOOK3S_64
45465615 257 OFFSET(PACAMCEMERGSP, paca_struct, mc_emergency_sp);
b1ee8a3d 258 OFFSET(PACA_NMI_EMERG_SP, paca_struct, nmi_emergency_sp);
45465615 259 OFFSET(PACA_IN_MCE, paca_struct, in_mce);
c4f3b52c 260 OFFSET(PACA_IN_NMI, paca_struct, in_nmi);
aa8a5e00
ME		 261 OFFSET(PACA_RFI_FLUSH_FALLBACK_AREA, paca_struct, rfi_flush_fallback_area);
262 OFFSET(PACA_EXRFI, paca_struct, exrfi);
bdcb1aef 263 OFFSET(PACA_L1D_FLUSH_SIZE, paca_struct, l1d_flush_size);
aa8a5e00 264
45465615
RG		 265#endif
266 OFFSET(PACAHWCPUID, paca_struct, hw_cpu_id);
267 OFFSET(PACAKEXECSTATE, paca_struct, kexec_state);
268 OFFSET(PACA_DSCR_DEFAULT, paca_struct, dscr_default);
269 OFFSET(ACCOUNT_STARTTIME, paca_struct, accounting.starttime);
270 OFFSET(ACCOUNT_STARTTIME_USER, paca_struct, accounting.starttime_user);
b286cedd
LT		 271 OFFSET(ACCOUNT_USER_TIME, paca_struct, accounting.utime);
272 OFFSET(ACCOUNT_SYSTEM_TIME, paca_struct, accounting.stime);
0a882e28 273#ifdef CONFIG_PPC_BOOK3E
45465615 274 OFFSET(PACA_TRAP_SAVE, paca_struct, trap_save);
0a882e28 275#endif
45465615 276 OFFSET(PACA_SPRG_VDSO, paca_struct, sprg_vdso);
c223c903
CL		 277#else /* CONFIG_PPC64 */
278#ifdef CONFIG_VIRT_CPU_ACCOUNTING_NATIVE
45465615
RG		 279 OFFSET(ACCOUNT_STARTTIME, thread_info, accounting.starttime);
280 OFFSET(ACCOUNT_STARTTIME_USER, thread_info, accounting.starttime_user);
b286cedd
LT		 281 OFFSET(ACCOUNT_USER_TIME, thread_info, accounting.utime);
282 OFFSET(ACCOUNT_SYSTEM_TIME, thread_info, accounting.stime);
c223c903 283#endif
033ef338 284#endif /* CONFIG_PPC64 */
d1dead5c
SR		 285
286 /* RTAS */
45465615
RG		 287 OFFSET(RTASBASE, rtas_t, base);
288 OFFSET(RTASENTRY, rtas_t, entry);
d1dead5c 289
14cf11af 290 /* Interrupt register frame */
91120cc8 291 DEFINE(INT_FRAME_SIZE, STACK_INT_FRAME_SIZE);
14cf11af 292 DEFINE(SWITCH_FRAME_SIZE, STACK_FRAME_OVERHEAD + sizeof(struct pt_regs));
10d4cf18
RG		 293 STACK_PT_REGS_OFFSET(GPR0, gpr[0]);
294 STACK_PT_REGS_OFFSET(GPR1, gpr[1]);
295 STACK_PT_REGS_OFFSET(GPR2, gpr[2]);
296 STACK_PT_REGS_OFFSET(GPR3, gpr[3]);
297 STACK_PT_REGS_OFFSET(GPR4, gpr[4]);
298 STACK_PT_REGS_OFFSET(GPR5, gpr[5]);
299 STACK_PT_REGS_OFFSET(GPR6, gpr[6]);
300 STACK_PT_REGS_OFFSET(GPR7, gpr[7]);
301 STACK_PT_REGS_OFFSET(GPR8, gpr[8]);
302 STACK_PT_REGS_OFFSET(GPR9, gpr[9]);
303 STACK_PT_REGS_OFFSET(GPR10, gpr[10]);
304 STACK_PT_REGS_OFFSET(GPR11, gpr[11]);
305 STACK_PT_REGS_OFFSET(GPR12, gpr[12]);
306 STACK_PT_REGS_OFFSET(GPR13, gpr[13]);
d1dead5c 307#ifndef CONFIG_PPC64
10d4cf18 308 STACK_PT_REGS_OFFSET(GPR14, gpr[14]);
d1dead5c 309#endif /* CONFIG_PPC64 */
14cf11af
PM		 310 /*
311 * Note: these symbols include _ because they overlap with special
312 * register names
313 */
10d4cf18
RG		 314 STACK_PT_REGS_OFFSET(_NIP, nip);
315 STACK_PT_REGS_OFFSET(_MSR, msr);
316 STACK_PT_REGS_OFFSET(_CTR, ctr);
317 STACK_PT_REGS_OFFSET(_LINK, link);
318 STACK_PT_REGS_OFFSET(_CCR, ccr);
319 STACK_PT_REGS_OFFSET(_XER, xer);
320 STACK_PT_REGS_OFFSET(_DAR, dar);
321 STACK_PT_REGS_OFFSET(_DSISR, dsisr);
322 STACK_PT_REGS_OFFSET(ORIG_GPR3, orig_gpr3);
323 STACK_PT_REGS_OFFSET(RESULT, result);
324 STACK_PT_REGS_OFFSET(_TRAP, trap);
d1dead5c 325#ifndef CONFIG_PPC64
d1dead5c
SR		 326 /*
327 * The PowerPC 400-class & Book-E processors have neither the DAR
328 * nor the DSISR SPRs. Hence, we overload them to hold the similar
329 * DEAR and ESR SPRs for such processors. For critical interrupts
330 * we use them to hold SRR0 and SRR1.
14cf11af 331 */
10d4cf18
RG		 332 STACK_PT_REGS_OFFSET(_DEAR, dar);
333 STACK_PT_REGS_OFFSET(_ESR, dsisr);
d1dead5c 334#else /* CONFIG_PPC64 */
10d4cf18 335 STACK_PT_REGS_OFFSET(SOFTE, softe);
4c2de74c 336 STACK_PT_REGS_OFFSET(_PPR, ppr);
d1dead5c
SR		 337#endif /* CONFIG_PPC64 */
338
de78a9c4
CL		 339#ifdef CONFIG_PPC_KUAP
340 STACK_PT_REGS_OFFSET(STACK_REGS_KUAP, kuap);
341#endif
342
57e2a99f 343#if defined(CONFIG_PPC32)
fca622c5
KG		 344#if defined(CONFIG_BOOKE) || defined(CONFIG_40x)
345 DEFINE(EXC_LVL_SIZE, STACK_EXC_LVL_FRAME_SIZE);
346 DEFINE(MAS0, STACK_INT_FRAME_SIZE+offsetof(struct exception_regs, mas0));
347 /* we overload MMUCR for 44x on MAS0 since they are mutually exclusive */
348 DEFINE(MMUCR, STACK_INT_FRAME_SIZE+offsetof(struct exception_regs, mas0));
349 DEFINE(MAS1, STACK_INT_FRAME_SIZE+offsetof(struct exception_regs, mas1));
350 DEFINE(MAS2, STACK_INT_FRAME_SIZE+offsetof(struct exception_regs, mas2));
351 DEFINE(MAS3, STACK_INT_FRAME_SIZE+offsetof(struct exception_regs, mas3));
352 DEFINE(MAS6, STACK_INT_FRAME_SIZE+offsetof(struct exception_regs, mas6));
353 DEFINE(MAS7, STACK_INT_FRAME_SIZE+offsetof(struct exception_regs, mas7));
354 DEFINE(_SRR0, STACK_INT_FRAME_SIZE+offsetof(struct exception_regs, srr0));
355 DEFINE(_SRR1, STACK_INT_FRAME_SIZE+offsetof(struct exception_regs, srr1));
356 DEFINE(_CSRR0, STACK_INT_FRAME_SIZE+offsetof(struct exception_regs, csrr0));
357 DEFINE(_CSRR1, STACK_INT_FRAME_SIZE+offsetof(struct exception_regs, csrr1));
358 DEFINE(_DSRR0, STACK_INT_FRAME_SIZE+offsetof(struct exception_regs, dsrr0));
359 DEFINE(_DSRR1, STACK_INT_FRAME_SIZE+offsetof(struct exception_regs, dsrr1));
360 DEFINE(SAVED_KSP_LIMIT, STACK_INT_FRAME_SIZE+offsetof(struct exception_regs, saved_ksp_limit));
361#endif
57e2a99f 362#endif
d1dead5c
SR		 363
364#ifndef CONFIG_PPC64
45465615 365 OFFSET(MM_PGD, mm_struct, pgd);
d1dead5c 366#endif /* ! CONFIG_PPC64 */
14cf11af
PM		 367
368 /* About the CPU features table */
45465615
RG		 369 OFFSET(CPU_SPEC_FEATURES, cpu_spec, cpu_features);
370 OFFSET(CPU_SPEC_SETUP, cpu_spec, cpu_setup);
371 OFFSET(CPU_SPEC_RESTORE, cpu_spec, cpu_restore);
14cf11af 372
45465615
RG		 373 OFFSET(pbe_address, pbe, address);
374 OFFSET(pbe_orig_address, pbe, orig_address);
375 OFFSET(pbe_next, pbe, next);
14cf11af 376
543b9fd3 377#ifndef CONFIG_PPC64
fd582ec8 378 DEFINE(TASK_SIZE, TASK_SIZE);
d1dead5c 379 DEFINE(NUM_USER_SEGMENTS, TASK_SIZE>>28);
a7f290da 380#endif /* ! CONFIG_PPC64 */
14cf11af 381
a7f290da 382 /* datapage offsets for use by vdso */
45465615
RG		 383 OFFSET(CFG_TB_ORIG_STAMP, vdso_data, tb_orig_stamp);
384 OFFSET(CFG_TB_TICKS_PER_SEC, vdso_data, tb_ticks_per_sec);
385 OFFSET(CFG_TB_TO_XS, vdso_data, tb_to_xs);
386 OFFSET(CFG_TB_UPDATE_COUNT, vdso_data, tb_update_count);
387 OFFSET(CFG_TZ_MINUTEWEST, vdso_data, tz_minuteswest);
388 OFFSET(CFG_TZ_DSTTIME, vdso_data, tz_dsttime);
389 OFFSET(CFG_SYSCALL_MAP32, vdso_data, syscall_map_32);
390 OFFSET(WTOM_CLOCK_SEC, vdso_data, wtom_clock_sec);
391 OFFSET(WTOM_CLOCK_NSEC, vdso_data, wtom_clock_nsec);
392 OFFSET(STAMP_XTIME, vdso_data, stamp_xtime);
393 OFFSET(STAMP_SEC_FRAC, vdso_data, stamp_sec_fraction);
394 OFFSET(CFG_ICACHE_BLOCKSZ, vdso_data, icache_block_size);
395 OFFSET(CFG_DCACHE_BLOCKSZ, vdso_data, dcache_block_size);
396 OFFSET(CFG_ICACHE_LOGBLOCKSZ, vdso_data, icache_log_block_size);
397 OFFSET(CFG_DCACHE_LOGBLOCKSZ, vdso_data, dcache_log_block_size);
a7f290da 398#ifdef CONFIG_PPC64
45465615
RG		 399 OFFSET(CFG_SYSCALL_MAP64, vdso_data, syscall_map_64);
400 OFFSET(TVAL64_TV_SEC, timeval, tv_sec);
401 OFFSET(TVAL64_TV_USEC, timeval, tv_usec);
9afc5eee
AB		 402 OFFSET(TVAL32_TV_SEC, old_timeval32, tv_sec);
403 OFFSET(TVAL32_TV_USEC, old_timeval32, tv_usec);
45465615
RG		 404 OFFSET(TSPC64_TV_SEC, timespec, tv_sec);
405 OFFSET(TSPC64_TV_NSEC, timespec, tv_nsec);
9afc5eee
AB		 406 OFFSET(TSPC32_TV_SEC, old_timespec32, tv_sec);
407 OFFSET(TSPC32_TV_NSEC, old_timespec32, tv_nsec);
a7f290da 408#else
45465615
RG		 409 OFFSET(TVAL32_TV_SEC, timeval, tv_sec);
410 OFFSET(TVAL32_TV_USEC, timeval, tv_usec);
411 OFFSET(TSPC32_TV_SEC, timespec, tv_sec);
412 OFFSET(TSPC32_TV_NSEC, timespec, tv_nsec);
a7f290da
BH		 413#endif
414 /* timeval/timezone offsets for use by vdso */
45465615
RG		 415 OFFSET(TZONE_TZ_MINWEST, timezone, tz_minuteswest);
416 OFFSET(TZONE_TZ_DSTTIME, timezone, tz_dsttime);
a7f290da
BH		 417
418 /* Other bits used by the vdso */
419 DEFINE(CLOCK_REALTIME, CLOCK_REALTIME);
420 DEFINE(CLOCK_MONOTONIC, CLOCK_MONOTONIC);
5c929885
SS		 421 DEFINE(CLOCK_REALTIME_COARSE, CLOCK_REALTIME_COARSE);
422 DEFINE(CLOCK_MONOTONIC_COARSE, CLOCK_MONOTONIC_COARSE);
a7f290da 423 DEFINE(NSEC_PER_SEC, NSEC_PER_SEC);
151db1fc 424 DEFINE(CLOCK_REALTIME_RES, MONOTONIC_RES_NSEC);
a7f290da 425
007d88d0
DW		 426#ifdef CONFIG_BUG
427 DEFINE(BUG_ENTRY_SIZE, sizeof(struct bug_entry));
428#endif
16a15a30 429
03dfee6d
ME		 430#ifdef CONFIG_PPC_BOOK3S_64
431 DEFINE(PGD_TABLE_SIZE, (sizeof(pgd_t) << max(RADIX_PGD_INDEX_SIZE, H_PGD_INDEX_SIZE)));
dd1842a2 432#else
ee7a76da 433 DEFINE(PGD_TABLE_SIZE, PGD_TABLE_SIZE);
dd1842a2 434#endif
4ee7084e 435 DEFINE(PTE_SIZE, sizeof(pte_t));
bee86f14 436
bbf45ba5 437#ifdef CONFIG_KVM
45465615
RG		 438 OFFSET(VCPU_HOST_STACK, kvm_vcpu, arch.host_stack);
439 OFFSET(VCPU_HOST_PID, kvm_vcpu, arch.host_pid);
440 OFFSET(VCPU_GUEST_PID, kvm_vcpu, arch.pid);
1143a706 441 OFFSET(VCPU_GPRS, kvm_vcpu, arch.regs.gpr);
45465615
RG		 442 OFFSET(VCPU_VRSAVE, kvm_vcpu, arch.vrsave);
443 OFFSET(VCPU_FPRS, kvm_vcpu, arch.fp.fpr);
de56a948 444#ifdef CONFIG_ALTIVEC
45465615 445 OFFSET(VCPU_VRS, kvm_vcpu, arch.vr.vr);
de56a948 446#endif
173c520a
SG		 447 OFFSET(VCPU_XER, kvm_vcpu, arch.regs.xer);
448 OFFSET(VCPU_CTR, kvm_vcpu, arch.regs.ctr);
449 OFFSET(VCPU_LR, kvm_vcpu, arch.regs.link);
e14e7a1e 450#ifdef CONFIG_PPC_BOOK3S
45465615 451 OFFSET(VCPU_TAR, kvm_vcpu, arch.tar);
e14e7a1e 452#endif
fd0944ba 453 OFFSET(VCPU_CR, kvm_vcpu, arch.regs.ccr);
173c520a 454 OFFSET(VCPU_PC, kvm_vcpu, arch.regs.nip);
9975f5e3 455#ifdef CONFIG_KVM_BOOK3S_HV_POSSIBLE
45465615
RG		 456 OFFSET(VCPU_MSR, kvm_vcpu, arch.shregs.msr);
457 OFFSET(VCPU_SRR0, kvm_vcpu, arch.shregs.srr0);
458 OFFSET(VCPU_SRR1, kvm_vcpu, arch.shregs.srr1);
459 OFFSET(VCPU_SPRG0, kvm_vcpu, arch.shregs.sprg0);
460 OFFSET(VCPU_SPRG1, kvm_vcpu, arch.shregs.sprg1);
461 OFFSET(VCPU_SPRG2, kvm_vcpu, arch.shregs.sprg2);
462 OFFSET(VCPU_SPRG3, kvm_vcpu, arch.shregs.sprg3);
b6c295df
PM		 463#endif
464#ifdef CONFIG_KVM_BOOK3S_HV_EXIT_TIMING
45465615
RG		 465 OFFSET(VCPU_TB_RMENTRY, kvm_vcpu, arch.rm_entry);
466 OFFSET(VCPU_TB_RMINTR, kvm_vcpu, arch.rm_intr);
467 OFFSET(VCPU_TB_RMEXIT, kvm_vcpu, arch.rm_exit);
468 OFFSET(VCPU_TB_GUEST, kvm_vcpu, arch.guest_time);
469 OFFSET(VCPU_TB_CEDE, kvm_vcpu, arch.cede_time);
470 OFFSET(VCPU_CUR_ACTIVITY, kvm_vcpu, arch.cur_activity);
471 OFFSET(VCPU_ACTIVITY_START, kvm_vcpu, arch.cur_tb_start);
472 OFFSET(TAS_SEQCOUNT, kvmhv_tb_accumulator, seqcount);
473 OFFSET(TAS_TOTAL, kvmhv_tb_accumulator, tb_total);
474 OFFSET(TAS_MIN, kvmhv_tb_accumulator, tb_min);
475 OFFSET(TAS_MAX, kvmhv_tb_accumulator, tb_max);
476#endif
477 OFFSET(VCPU_SHARED_SPRG3, kvm_vcpu_arch_shared, sprg3);
478 OFFSET(VCPU_SHARED_SPRG4, kvm_vcpu_arch_shared, sprg4);
479 OFFSET(VCPU_SHARED_SPRG5, kvm_vcpu_arch_shared, sprg5);
480 OFFSET(VCPU_SHARED_SPRG6, kvm_vcpu_arch_shared, sprg6);
481 OFFSET(VCPU_SHARED_SPRG7, kvm_vcpu_arch_shared, sprg7);
482 OFFSET(VCPU_SHADOW_PID, kvm_vcpu, arch.shadow_pid);
483 OFFSET(VCPU_SHADOW_PID1, kvm_vcpu, arch.shadow_pid1);
484 OFFSET(VCPU_SHARED, kvm_vcpu, arch.shared);
485 OFFSET(VCPU_SHARED_MSR, kvm_vcpu_arch_shared, msr);
486 OFFSET(VCPU_SHADOW_MSR, kvm_vcpu, arch.shadow_msr);
5deb8e7a 487#if defined(CONFIG_PPC_BOOK3S_64) && defined(CONFIG_KVM_BOOK3S_PR_POSSIBLE)
45465615 488 OFFSET(VCPU_SHAREDBE, kvm_vcpu, arch.shared_big_endian);
5deb8e7a 489#endif
bbf45ba5 490
45465615
RG		 491 OFFSET(VCPU_SHARED_MAS0, kvm_vcpu_arch_shared, mas0);
492 OFFSET(VCPU_SHARED_MAS1, kvm_vcpu_arch_shared, mas1);
493 OFFSET(VCPU_SHARED_MAS2, kvm_vcpu_arch_shared, mas2);
494 OFFSET(VCPU_SHARED_MAS7_3, kvm_vcpu_arch_shared, mas7_3);
495 OFFSET(VCPU_SHARED_MAS4, kvm_vcpu_arch_shared, mas4);
496 OFFSET(VCPU_SHARED_MAS6, kvm_vcpu_arch_shared, mas6);
b5904972 497
45465615
RG		 498 OFFSET(VCPU_KVM, kvm_vcpu, kvm);
499 OFFSET(KVM_LPID, kvm, arch.lpid);
d30f6e48 500
00c3a37c 501 /* book3s */
9975f5e3 502#ifdef CONFIG_KVM_BOOK3S_HV_POSSIBLE
45465615
RG		 503 OFFSET(KVM_TLB_SETS, kvm, arch.tlb_sets);
504 OFFSET(KVM_SDR1, kvm, arch.sdr1);
505 OFFSET(KVM_HOST_LPID, kvm, arch.host_lpid);
506 OFFSET(KVM_HOST_LPCR, kvm, arch.host_lpcr);
507 OFFSET(KVM_HOST_SDR1, kvm, arch.host_sdr1);
508 OFFSET(KVM_NEED_FLUSH, kvm, arch.need_tlb_flush.bits);
509 OFFSET(KVM_ENABLED_HCALLS, kvm, arch.enabled_hcalls);
510 OFFSET(KVM_VRMA_SLB_V, kvm, arch.vrma_slb_v);
511 OFFSET(KVM_RADIX, kvm, arch.radix);
134764ed 512 OFFSET(KVM_FWNMI, kvm, arch.fwnmi_enabled);
45465615
RG		 513 OFFSET(VCPU_DSISR, kvm_vcpu, arch.shregs.dsisr);
514 OFFSET(VCPU_DAR, kvm_vcpu, arch.shregs.dar);
515 OFFSET(VCPU_VPA, kvm_vcpu, arch.vpa.pinned_addr);
516 OFFSET(VCPU_VPA_DIRTY, kvm_vcpu, arch.vpa.dirty);
517 OFFSET(VCPU_HEIR, kvm_vcpu, arch.emul_inst);
360cae31 518 OFFSET(VCPU_NESTED, kvm_vcpu, arch.nested);
45465615
RG		 519 OFFSET(VCPU_CPU, kvm_vcpu, cpu);
520 OFFSET(VCPU_THREAD_CPU, kvm_vcpu, arch.thread_cpu);
de56a948 521#endif
00c3a37c 522#ifdef CONFIG_PPC_BOOK3S
45465615
RG		 523 OFFSET(VCPU_PURR, kvm_vcpu, arch.purr);
524 OFFSET(VCPU_SPURR, kvm_vcpu, arch.spurr);
525 OFFSET(VCPU_IC, kvm_vcpu, arch.ic);
526 OFFSET(VCPU_DSCR, kvm_vcpu, arch.dscr);
527 OFFSET(VCPU_AMR, kvm_vcpu, arch.amr);
528 OFFSET(VCPU_UAMOR, kvm_vcpu, arch.uamor);
529 OFFSET(VCPU_IAMR, kvm_vcpu, arch.iamr);
530 OFFSET(VCPU_CTRL, kvm_vcpu, arch.ctrl);
531 OFFSET(VCPU_DABR, kvm_vcpu, arch.dabr);
532 OFFSET(VCPU_DABRX, kvm_vcpu, arch.dabrx);
533 OFFSET(VCPU_DAWR, kvm_vcpu, arch.dawr);
534 OFFSET(VCPU_DAWRX, kvm_vcpu, arch.dawrx);
535 OFFSET(VCPU_CIABR, kvm_vcpu, arch.ciabr);
536 OFFSET(VCPU_HFLAGS, kvm_vcpu, arch.hflags);
537 OFFSET(VCPU_DEC, kvm_vcpu, arch.dec);
538 OFFSET(VCPU_DEC_EXPIRES, kvm_vcpu, arch.dec_expires);
539 OFFSET(VCPU_PENDING_EXC, kvm_vcpu, arch.pending_exceptions);
540 OFFSET(VCPU_CEDED, kvm_vcpu, arch.ceded);
541 OFFSET(VCPU_PRODDED, kvm_vcpu, arch.prodded);
2267ea76 542 OFFSET(VCPU_IRQ_PENDING, kvm_vcpu, arch.irq_pending);
57900694 543 OFFSET(VCPU_DBELL_REQ, kvm_vcpu, arch.doorbell_request);
45465615
RG		 544 OFFSET(VCPU_MMCR, kvm_vcpu, arch.mmcr);
545 OFFSET(VCPU_PMC, kvm_vcpu, arch.pmc);
546 OFFSET(VCPU_SPMC, kvm_vcpu, arch.spmc);
547 OFFSET(VCPU_SIAR, kvm_vcpu, arch.siar);
548 OFFSET(VCPU_SDAR, kvm_vcpu, arch.sdar);
549 OFFSET(VCPU_SIER, kvm_vcpu, arch.sier);
550 OFFSET(VCPU_SLB, kvm_vcpu, arch.slb);
551 OFFSET(VCPU_SLB_MAX, kvm_vcpu, arch.slb_max);
552 OFFSET(VCPU_SLB_NR, kvm_vcpu, arch.slb_nr);
553 OFFSET(VCPU_FAULT_DSISR, kvm_vcpu, arch.fault_dsisr);
554 OFFSET(VCPU_FAULT_DAR, kvm_vcpu, arch.fault_dar);
555 OFFSET(VCPU_FAULT_GPA, kvm_vcpu, arch.fault_gpa);
556 OFFSET(VCPU_INTR_MSR, kvm_vcpu, arch.intr_msr);
557 OFFSET(VCPU_LAST_INST, kvm_vcpu, arch.last_inst);
558 OFFSET(VCPU_TRAP, kvm_vcpu, arch.trap);
559 OFFSET(VCPU_CFAR, kvm_vcpu, arch.cfar);
560 OFFSET(VCPU_PPR, kvm_vcpu, arch.ppr);
561 OFFSET(VCPU_FSCR, kvm_vcpu, arch.fscr);
562 OFFSET(VCPU_PSPB, kvm_vcpu, arch.pspb);
563 OFFSET(VCPU_EBBHR, kvm_vcpu, arch.ebbhr);
564 OFFSET(VCPU_EBBRR, kvm_vcpu, arch.ebbrr);
565 OFFSET(VCPU_BESCR, kvm_vcpu, arch.bescr);
566 OFFSET(VCPU_CSIGR, kvm_vcpu, arch.csigr);
567 OFFSET(VCPU_TACR, kvm_vcpu, arch.tacr);
568 OFFSET(VCPU_TCSCR, kvm_vcpu, arch.tcscr);
569 OFFSET(VCPU_ACOP, kvm_vcpu, arch.acop);
570 OFFSET(VCPU_WORT, kvm_vcpu, arch.wort);
571 OFFSET(VCPU_TID, kvm_vcpu, arch.tid);
572 OFFSET(VCPU_PSSCR, kvm_vcpu, arch.psscr);
769377f7 573 OFFSET(VCPU_HFSCR, kvm_vcpu, arch.hfscr);
45465615
RG		 574 OFFSET(VCORE_ENTRY_EXIT, kvmppc_vcore, entry_exit_map);
575 OFFSET(VCORE_IN_GUEST, kvmppc_vcore, in_guest);
576 OFFSET(VCORE_NAPPING_THREADS, kvmppc_vcore, napping_threads);
577 OFFSET(VCORE_KVM, kvmppc_vcore, kvm);
578 OFFSET(VCORE_TB_OFFSET, kvmppc_vcore, tb_offset);
57b8daa7 579 OFFSET(VCORE_TB_OFFSET_APPL, kvmppc_vcore, tb_offset_applied);
45465615
RG		 580 OFFSET(VCORE_LPCR, kvmppc_vcore, lpcr);
581 OFFSET(VCORE_PCR, kvmppc_vcore, pcr);
582 OFFSET(VCORE_DPDES, kvmppc_vcore, dpdes);
583 OFFSET(VCORE_VTB, kvmppc_vcore, vtb);
584 OFFSET(VCPU_SLB_E, kvmppc_slb, orige);
585 OFFSET(VCPU_SLB_V, kvmppc_slb, origv);
de56a948 586 DEFINE(VCPU_SLB_SIZE, sizeof(struct kvmppc_slb));
7b490411 587#ifdef CONFIG_PPC_TRANSACTIONAL_MEM
45465615
RG		 588 OFFSET(VCPU_TFHAR, kvm_vcpu, arch.tfhar);
589 OFFSET(VCPU_TFIAR, kvm_vcpu, arch.tfiar);
590 OFFSET(VCPU_TEXASR, kvm_vcpu, arch.texasr);
4bb3c7a0 591 OFFSET(VCPU_ORIG_TEXASR, kvm_vcpu, arch.orig_texasr);
45465615
RG		 592 OFFSET(VCPU_GPR_TM, kvm_vcpu, arch.gpr_tm);
593 OFFSET(VCPU_FPRS_TM, kvm_vcpu, arch.fp_tm.fpr);
594 OFFSET(VCPU_VRS_TM, kvm_vcpu, arch.vr_tm.vr);
595 OFFSET(VCPU_VRSAVE_TM, kvm_vcpu, arch.vrsave_tm);
596 OFFSET(VCPU_CR_TM, kvm_vcpu, arch.cr_tm);
597 OFFSET(VCPU_XER_TM, kvm_vcpu, arch.xer_tm);
598 OFFSET(VCPU_LR_TM, kvm_vcpu, arch.lr_tm);
599 OFFSET(VCPU_CTR_TM, kvm_vcpu, arch.ctr_tm);
600 OFFSET(VCPU_AMR_TM, kvm_vcpu, arch.amr_tm);
601 OFFSET(VCPU_PPR_TM, kvm_vcpu, arch.ppr_tm);
602 OFFSET(VCPU_DSCR_TM, kvm_vcpu, arch.dscr_tm);
603 OFFSET(VCPU_TAR_TM, kvm_vcpu, arch.tar_tm);
7b490411 604#endif
3c42bf8a
PM		 605
606#ifdef CONFIG_PPC_BOOK3S_64
7aa79938 607#ifdef CONFIG_KVM_BOOK3S_PR_POSSIBLE
45465615 608 OFFSET(PACA_SVCPU, paca_struct, shadow_vcpu);
3c42bf8a 609# define SVCPU_FIELD(x, f) DEFINE(x, offsetof(struct paca_struct, shadow_vcpu.f))
de56a948
PM		 610#else
611# define SVCPU_FIELD(x, f)
612#endif
3c42bf8a
PM		 613# define HSTATE_FIELD(x, f) DEFINE(x, offsetof(struct paca_struct, kvm_hstate.f))
614#else /* 32-bit */
615# define SVCPU_FIELD(x, f) DEFINE(x, offsetof(struct kvmppc_book3s_shadow_vcpu, f))
616# define HSTATE_FIELD(x, f) DEFINE(x, offsetof(struct kvmppc_book3s_shadow_vcpu, hstate.f))
617#endif
618
619 SVCPU_FIELD(SVCPU_CR, cr);
620 SVCPU_FIELD(SVCPU_XER, xer);
621 SVCPU_FIELD(SVCPU_CTR, ctr);
622 SVCPU_FIELD(SVCPU_LR, lr);
623 SVCPU_FIELD(SVCPU_PC, pc);
624 SVCPU_FIELD(SVCPU_R0, gpr[0]);
625 SVCPU_FIELD(SVCPU_R1, gpr[1]);
626 SVCPU_FIELD(SVCPU_R2, gpr[2]);
627 SVCPU_FIELD(SVCPU_R3, gpr[3]);
628 SVCPU_FIELD(SVCPU_R4, gpr[4]);
629 SVCPU_FIELD(SVCPU_R5, gpr[5]);
630 SVCPU_FIELD(SVCPU_R6, gpr[6]);
631 SVCPU_FIELD(SVCPU_R7, gpr[7]);
632 SVCPU_FIELD(SVCPU_R8, gpr[8]);
633 SVCPU_FIELD(SVCPU_R9, gpr[9]);
634 SVCPU_FIELD(SVCPU_R10, gpr[10]);
635 SVCPU_FIELD(SVCPU_R11, gpr[11]);
636 SVCPU_FIELD(SVCPU_R12, gpr[12]);
637 SVCPU_FIELD(SVCPU_R13, gpr[13]);
638 SVCPU_FIELD(SVCPU_FAULT_DSISR, fault_dsisr);
639 SVCPU_FIELD(SVCPU_FAULT_DAR, fault_dar);
640 SVCPU_FIELD(SVCPU_LAST_INST, last_inst);
641 SVCPU_FIELD(SVCPU_SHADOW_SRR1, shadow_srr1);
0604675f 642#ifdef CONFIG_PPC_BOOK3S_32
3c42bf8a 643 SVCPU_FIELD(SVCPU_SR, sr);
0604675f 644#endif
3c42bf8a
PM		 645#ifdef CONFIG_PPC64
646 SVCPU_FIELD(SVCPU_SLB, slb);
647 SVCPU_FIELD(SVCPU_SLB_MAX, slb_max);
616dff86 648 SVCPU_FIELD(SVCPU_SHADOW_FSCR, shadow_fscr);
3c42bf8a
PM		 649#endif
650
651 HSTATE_FIELD(HSTATE_HOST_R1, host_r1);
652 HSTATE_FIELD(HSTATE_HOST_R2, host_r2);
de56a948 653 HSTATE_FIELD(HSTATE_HOST_MSR, host_msr);
3c42bf8a
PM		 654 HSTATE_FIELD(HSTATE_VMHANDLER, vmhandler);
655 HSTATE_FIELD(HSTATE_SCRATCH0, scratch0);
656 HSTATE_FIELD(HSTATE_SCRATCH1, scratch1);
36e7bb38 657 HSTATE_FIELD(HSTATE_SCRATCH2, scratch2);
3c42bf8a 658 HSTATE_FIELD(HSTATE_IN_GUEST, in_guest);
02143947 659 HSTATE_FIELD(HSTATE_RESTORE_HID5, restore_hid5);
19ccb76a 660 HSTATE_FIELD(HSTATE_NAPPING, napping);
3c42bf8a 661
9975f5e3 662#ifdef CONFIG_KVM_BOOK3S_HV_POSSIBLE
7657f408
PM		 663 HSTATE_FIELD(HSTATE_HWTHREAD_REQ, hwthread_req);
664 HSTATE_FIELD(HSTATE_HWTHREAD_STATE, hwthread_state);
de56a948 665 HSTATE_FIELD(HSTATE_KVM_VCPU, kvm_vcpu);
371fefd6
PM		 666 HSTATE_FIELD(HSTATE_KVM_VCORE, kvm_vcore);
667 HSTATE_FIELD(HSTATE_XICS_PHYS, xics_phys);
5af50993
BH		 668 HSTATE_FIELD(HSTATE_XIVE_TIMA_PHYS, xive_tima_phys);
669 HSTATE_FIELD(HSTATE_XIVE_TIMA_VIRT, xive_tima_virt);
54695c30
BH		 670 HSTATE_FIELD(HSTATE_SAVED_XIRR, saved_xirr);
671 HSTATE_FIELD(HSTATE_HOST_IPI, host_ipi);
e0b7ec05 672 HSTATE_FIELD(HSTATE_PTID, ptid);
c0101509 673 HSTATE_FIELD(HSTATE_TID, tid);
4bb3c7a0 674 HSTATE_FIELD(HSTATE_FAKE_SUSPEND, fake_suspend);
9a4fc4ea
ME		 675 HSTATE_FIELD(HSTATE_MMCR0, host_mmcr[0]);
676 HSTATE_FIELD(HSTATE_MMCR1, host_mmcr[1]);
677 HSTATE_FIELD(HSTATE_MMCRA, host_mmcr[2]);
678 HSTATE_FIELD(HSTATE_SIAR, host_mmcr[3]);
679 HSTATE_FIELD(HSTATE_SDAR, host_mmcr[4]);
680 HSTATE_FIELD(HSTATE_MMCR2, host_mmcr[5]);
681 HSTATE_FIELD(HSTATE_SIER, host_mmcr[6]);
682 HSTATE_FIELD(HSTATE_PMC1, host_pmc[0]);
683 HSTATE_FIELD(HSTATE_PMC2, host_pmc[1]);
684 HSTATE_FIELD(HSTATE_PMC3, host_pmc[2]);
685 HSTATE_FIELD(HSTATE_PMC4, host_pmc[3]);
686 HSTATE_FIELD(HSTATE_PMC5, host_pmc[4]);
687 HSTATE_FIELD(HSTATE_PMC6, host_pmc[5]);
de56a948
PM		 688 HSTATE_FIELD(HSTATE_PURR, host_purr);
689 HSTATE_FIELD(HSTATE_SPURR, host_spurr);
690 HSTATE_FIELD(HSTATE_DSCR, host_dscr);
691 HSTATE_FIELD(HSTATE_DABR, dabr);
692 HSTATE_FIELD(HSTATE_DECEXP, dec_expires);
b4deba5c 693 HSTATE_FIELD(HSTATE_SPLIT_MODE, kvm_split_mode);
19ccb76a 694 DEFINE(IPI_PRIORITY, IPI_PRIORITY);
45465615
RG		 695 OFFSET(KVM_SPLIT_RPR, kvm_split_mode, rpr);
696 OFFSET(KVM_SPLIT_PMMAR, kvm_split_mode, pmmar);
697 OFFSET(KVM_SPLIT_LDBAR, kvm_split_mode, ldbar);
698 OFFSET(KVM_SPLIT_DO_NAP, kvm_split_mode, do_nap);
699 OFFSET(KVM_SPLIT_NAPPED, kvm_split_mode, napped);
c0101509
PM		 700 OFFSET(KVM_SPLIT_DO_SET, kvm_split_mode, do_set);
701 OFFSET(KVM_SPLIT_DO_RESTORE, kvm_split_mode, do_restore);
9975f5e3 702#endif /* CONFIG_KVM_BOOK3S_HV_POSSIBLE */
de56a948 703
0acb9111
PM		 704#ifdef CONFIG_PPC_BOOK3S_64
705 HSTATE_FIELD(HSTATE_CFAR, cfar);
4b8473c9 706 HSTATE_FIELD(HSTATE_PPR, ppr);
616dff86 707 HSTATE_FIELD(HSTATE_HOST_FSCR, host_fscr);
0acb9111
PM		 708#endif /* CONFIG_PPC_BOOK3S_64 */
709
3c42bf8a 710#else /* CONFIG_PPC_BOOK3S */
fd0944ba 711 OFFSET(VCPU_CR, kvm_vcpu, arch.regs.ccr);
173c520a
SG		 712 OFFSET(VCPU_XER, kvm_vcpu, arch.regs.xer);
713 OFFSET(VCPU_LR, kvm_vcpu, arch.regs.link);
714 OFFSET(VCPU_CTR, kvm_vcpu, arch.regs.ctr);
715 OFFSET(VCPU_PC, kvm_vcpu, arch.regs.nip);
45465615
RG		 716 OFFSET(VCPU_SPRG9, kvm_vcpu, arch.sprg9);
717 OFFSET(VCPU_LAST_INST, kvm_vcpu, arch.last_inst);
718 OFFSET(VCPU_FAULT_DEAR, kvm_vcpu, arch.fault_dear);
719 OFFSET(VCPU_FAULT_ESR, kvm_vcpu, arch.fault_esr);
720 OFFSET(VCPU_CRIT_SAVE, kvm_vcpu, arch.crit_save);
00c3a37c 721#endif /* CONFIG_PPC_BOOK3S */
3c42bf8a 722#endif /* CONFIG_KVM */
d17051cb
AG		 723
724#ifdef CONFIG_KVM_GUEST
45465615
RG		 725 OFFSET(KVM_MAGIC_SCRATCH1, kvm_vcpu_arch_shared, scratch1);
726 OFFSET(KVM_MAGIC_SCRATCH2, kvm_vcpu_arch_shared, scratch2);
727 OFFSET(KVM_MAGIC_SCRATCH3, kvm_vcpu_arch_shared, scratch3);
728 OFFSET(KVM_MAGIC_INT, kvm_vcpu_arch_shared, int_pending);
729 OFFSET(KVM_MAGIC_MSR, kvm_vcpu_arch_shared, msr);
730 OFFSET(KVM_MAGIC_CRITICAL, kvm_vcpu_arch_shared, critical);
731 OFFSET(KVM_MAGIC_SR, kvm_vcpu_arch_shared, sr);
d17051cb
AG		 732#endif
733
ca9153a3
IY		 734#ifdef CONFIG_44x
735 DEFINE(PGD_T_LOG2, PGD_T_LOG2);
736 DEFINE(PTE_T_LOG2, PTE_T_LOG2);
737#endif
55fd766b 738#ifdef CONFIG_PPC_FSL_BOOK3E
78f62237 739 DEFINE(TLBCAM_SIZE, sizeof(struct tlbcam));
45465615
RG		 740 OFFSET(TLBCAM_MAS0, tlbcam, MAS0);
741 OFFSET(TLBCAM_MAS1, tlbcam, MAS1);
742 OFFSET(TLBCAM_MAS2, tlbcam, MAS2);
743 OFFSET(TLBCAM_MAS3, tlbcam, MAS3);
744 OFFSET(TLBCAM_MAS7, tlbcam, MAS7);
78f62237 745#endif
bbf45ba5 746
4cd35f67 747#if defined(CONFIG_KVM) && defined(CONFIG_SPE)
45465615
RG		 748 OFFSET(VCPU_EVR, kvm_vcpu, arch.evr[0]);
749 OFFSET(VCPU_ACC, kvm_vcpu, arch.acc);
750 OFFSET(VCPU_SPEFSCR, kvm_vcpu, arch.spefscr);
751 OFFSET(VCPU_HOST_SPEFSCR, kvm_vcpu, arch.host_spefscr);
4cd35f67
SW		 752#endif
753
d30f6e48 754#ifdef CONFIG_KVM_BOOKE_HV
45465615
RG		 755 OFFSET(VCPU_HOST_MAS4, kvm_vcpu, arch.host_mas4);
756 OFFSET(VCPU_HOST_MAS6, kvm_vcpu, arch.host_mas6);
d30f6e48
SW		 757#endif
758
5af50993
BH		 759#ifdef CONFIG_KVM_XICS
760 DEFINE(VCPU_XIVE_SAVED_STATE, offsetof(struct kvm_vcpu,
761 arch.xive_saved_state));
762 DEFINE(VCPU_XIVE_CAM_WORD, offsetof(struct kvm_vcpu,
763 arch.xive_cam_word));
764 DEFINE(VCPU_XIVE_PUSHED, offsetof(struct kvm_vcpu, arch.xive_pushed));
9b9b13a6
BH		 765 DEFINE(VCPU_XIVE_ESC_ON, offsetof(struct kvm_vcpu, arch.xive_esc_on));
766 DEFINE(VCPU_XIVE_ESC_RADDR, offsetof(struct kvm_vcpu, arch.xive_esc_raddr));
767 DEFINE(VCPU_XIVE_ESC_VADDR, offsetof(struct kvm_vcpu, arch.xive_esc_vaddr));
5af50993
BH		 768#endif
769
73e75b41 770#ifdef CONFIG_KVM_EXIT_TIMING
45465615
RG		 771 OFFSET(VCPU_TIMING_EXIT_TBU, kvm_vcpu, arch.timing_exit.tv32.tbu);
772 OFFSET(VCPU_TIMING_EXIT_TBL, kvm_vcpu, arch.timing_exit.tv32.tbl);
773 OFFSET(VCPU_TIMING_LAST_ENTER_TBU, kvm_vcpu, arch.timing_last_enter.tv32.tbu);
774 OFFSET(VCPU_TIMING_LAST_ENTER_TBL, kvm_vcpu, arch.timing_last_enter.tv32.tbl);
73e75b41
HB		 775#endif
776
66feed61 777 DEFINE(PPC_DBELL_SERVER, PPC_DBELL_SERVER);
a9af97aa 778 DEFINE(PPC_DBELL_MSGTYPE, PPC_DBELL_MSGTYPE);
66feed61 779
f86ef74e 780#ifdef CONFIG_PPC_8xx
9f595fd8 781 DEFINE(VIRT_IMMR_BASE, (u64)__fix_to_virt(FIX_IMMR_BASE));
f86ef74e
CL		 782#endif
783
14cf11af
PM		 784 return 0;
785}
Linux 6.x block layer and io_uring tree(s)