projects / linux-2.6-block.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
powerpc: Use SWITCH_FRAME_SIZE for prom and rtas entry
[linux-2.6-block.git] / arch / powerpc / kernel / asm-offsets.c
CommitLineData
14cf11af
PM		 1/*
2 * This program is used to generate definitions needed by
3 * assembly language modules.
4 *
5 * We use the technique used in the OSF Mach kernel code:
6 * generate asm statements containing #defines,
7 * compile this file to assembler, and then extract the
8 * #defines from the assembly-language output.
9 *
10 * This program is free software; you can redistribute it and/or
11 * modify it under the terms of the GNU General Public License
12 * as published by the Free Software Foundation; either version
13 * 2 of the License, or (at your option) any later version.
14 */
15
0d55303c 16#include <linux/compat.h>
14cf11af
PM		 17#include <linux/signal.h>
18#include <linux/sched.h>
19#include <linux/kernel.h>
20#include <linux/errno.h>
21#include <linux/string.h>
22#include <linux/types.h>
14cf11af
PM		 23#include <linux/mman.h>
24#include <linux/mm.h>
543b9fd3 25#include <linux/suspend.h>
ad7f7167 26#include <linux/hrtimer.h>
d1dead5c 27#ifdef CONFIG_PPC64
14cf11af
PM		 28#include <linux/time.h>
29#include <linux/hardirq.h>
d1dead5c 30#endif
d4d298fe 31#include <linux/kbuild.h>
d1dead5c 32
14cf11af
PM		 33#include <asm/io.h>
34#include <asm/page.h>
35#include <asm/pgtable.h>
36#include <asm/processor.h>
14cf11af
PM		 37#include <asm/cputable.h>
38#include <asm/thread_info.h>
033ef338 39#include <asm/rtas.h>
a7f290da 40#include <asm/vdso_datapage.h>
66feed61 41#include <asm/dbell.h>
14cf11af
PM		 42#ifdef CONFIG_PPC64
43#include <asm/paca.h>
44#include <asm/lppaca.h>
14cf11af 45#include <asm/cache.h>
11a27ad7 46#include <asm/mmu.h>
f04da0bc 47#include <asm/hvcall.h>
19ccb76a 48#include <asm/xics.h>
14cf11af 49#endif
ed79ba9e
BH		 50#ifdef CONFIG_PPC_POWERNV
51#include <asm/opal.h>
52#endif
989044ee 53#if defined(CONFIG_KVM) || defined(CONFIG_KVM_GUEST)
366d4b9b 54#include <linux/kvm_host.h>
0604675f 55#endif
989044ee
AG		 56#if defined(CONFIG_KVM) && defined(CONFIG_PPC_BOOK3S)
57#include <asm/kvm_book3s.h>
5deb8e7a 58#include <asm/kvm_ppc.h>
db93f574 59#endif
14cf11af 60
57e2a99f 61#ifdef CONFIG_PPC32
fca622c5
KG		 62#if defined(CONFIG_BOOKE) || defined(CONFIG_40x)
63#include "head_booke.h"
64#endif
57e2a99f 65#endif
fca622c5 66
55fd766b 67#if defined(CONFIG_PPC_FSL_BOOK3E)
19f5465e
TP		 68#include "../mm/mmu_decl.h"
69#endif
70
f86ef74e
CL		 71#ifdef CONFIG_PPC_8xx
72#include <asm/fixmap.h>
73#endif
74
10d4cf18
RG		 75#define STACK_PT_REGS_OFFSET(sym, val) \
76 DEFINE(sym, STACK_FRAME_OVERHEAD + offsetof(struct pt_regs, val))
77
14cf11af
PM		 78int main(void)
79{
45465615
RG		 80 OFFSET(THREAD, task_struct, thread);
81 OFFSET(MM, task_struct, mm);
c3ff2a51
CL		 82#ifdef CONFIG_STACKPROTECTOR
83 OFFSET(TASK_CANARY, task_struct, stack_canary);
06ec27ae
CL		 84#ifdef CONFIG_PPC64
85 OFFSET(PACA_CANARY, paca_struct, canary);
86#endif
c3ff2a51 87#endif
45465615 88 OFFSET(MMCONTEXTID, mm_struct, context.id);
14cf11af 89#ifdef CONFIG_PPC64
9c1e1052
PM		 90 DEFINE(SIGSEGV, SIGSEGV);
91 DEFINE(NMI_MASK, NMI_MASK);
45465615 92 OFFSET(TASKTHREADPPR, task_struct, thread.ppr);
d1dead5c 93#else
45465615 94 OFFSET(THREAD_INFO, task_struct, stack);
cbc9565e 95 DEFINE(THREAD_INFO_GAP, _ALIGN_UP(sizeof(struct thread_info), 16));
45465615 96 OFFSET(KSP_LIMIT, thread_struct, ksp_limit);
d1dead5c
SR		 97#endif /* CONFIG_PPC64 */
98
85baa095 99#ifdef CONFIG_LIVEPATCH
45465615 100 OFFSET(TI_livepatch_sp, thread_info, livepatch_sp);
85baa095
ME		 101#endif
102
45465615
RG		 103 OFFSET(KSP, thread_struct, ksp);
104 OFFSET(PT_REGS, thread_struct, regs);
1325a684 105#ifdef CONFIG_BOOKE
45465615 106 OFFSET(THREAD_NORMSAVES, thread_struct, normsave[0]);
1325a684 107#endif
45465615 108 OFFSET(THREAD_FPEXC_MODE, thread_struct, fpexc_mode);
aa9a9516 109 OFFSET(THREAD_FPSTATE, thread_struct, fp_state.fpr);
45465615
RG		 110 OFFSET(THREAD_FPSAVEAREA, thread_struct, fp_save_area);
111 OFFSET(FPSTATE_FPSCR, thread_fp_state, fpscr);
112 OFFSET(THREAD_LOAD_FP, thread_struct, load_fp);
14cf11af 113#ifdef CONFIG_ALTIVEC
aa9a9516 114 OFFSET(THREAD_VRSTATE, thread_struct, vr_state.vr);
45465615
RG		 115 OFFSET(THREAD_VRSAVEAREA, thread_struct, vr_save_area);
116 OFFSET(THREAD_VRSAVE, thread_struct, vrsave);
117 OFFSET(THREAD_USED_VR, thread_struct, used_vr);
118 OFFSET(VRSTATE_VSCR, thread_vr_state, vscr);
119 OFFSET(THREAD_LOAD_VEC, thread_struct, load_vec);
14cf11af 120#endif /* CONFIG_ALTIVEC */
c6e6771b 121#ifdef CONFIG_VSX
45465615 122 OFFSET(THREAD_USED_VSR, thread_struct, used_vsr);
c6e6771b 123#endif /* CONFIG_VSX */
d1dead5c 124#ifdef CONFIG_PPC64
45465615 125 OFFSET(KSP_VSID, thread_struct, ksp_vsid);
d1dead5c 126#else /* CONFIG_PPC64 */
45465615 127 OFFSET(PGDIR, thread_struct, pgdir);
14cf11af 128#ifdef CONFIG_SPE
45465615
RG		 129 OFFSET(THREAD_EVR0, thread_struct, evr[0]);
130 OFFSET(THREAD_ACC, thread_struct, acc);
131 OFFSET(THREAD_SPEFSCR, thread_struct, spefscr);
132 OFFSET(THREAD_USED_SPE, thread_struct, used_spe);
14cf11af 133#endif /* CONFIG_SPE */
d1dead5c 134#endif /* CONFIG_PPC64 */
13d543cd 135#if defined(CONFIG_4xx) || defined(CONFIG_BOOKE)
45465615 136 OFFSET(THREAD_DBCR0, thread_struct, debug.dbcr0);
13d543cd 137#endif
97e49255 138#ifdef CONFIG_KVM_BOOK3S_32_HANDLER
45465615 139 OFFSET(THREAD_KVM_SVCPU, thread_struct, kvm_shadow_vcpu);
97e49255 140#endif
ffe129ec 141#if defined(CONFIG_KVM) && defined(CONFIG_BOOKE)
45465615 142 OFFSET(THREAD_KVM_VCPU, thread_struct, kvm_vcpu);
d30f6e48 143#endif
d1dead5c 144
8b3c34cf 145#ifdef CONFIG_PPC_TRANSACTIONAL_MEM
45465615
RG		 146 OFFSET(PACATMSCRATCH, paca_struct, tm_scratch);
147 OFFSET(THREAD_TM_TFHAR, thread_struct, tm_tfhar);
148 OFFSET(THREAD_TM_TEXASR, thread_struct, tm_texasr);
149 OFFSET(THREAD_TM_TFIAR, thread_struct, tm_tfiar);
150 OFFSET(THREAD_TM_TAR, thread_struct, tm_tar);
151 OFFSET(THREAD_TM_PPR, thread_struct, tm_ppr);
152 OFFSET(THREAD_TM_DSCR, thread_struct, tm_dscr);
153 OFFSET(PT_CKPT_REGS, thread_struct, ckpt_regs);
aa9a9516 154 OFFSET(THREAD_CKVRSTATE, thread_struct, ckvr_state.vr);
45465615 155 OFFSET(THREAD_CKVRSAVE, thread_struct, ckvrsave);
aa9a9516 156 OFFSET(THREAD_CKFPSTATE, thread_struct, ckfp_state.fpr);
8b3c34cf
MN		 157 /* Local pt_regs on stack for Transactional Memory funcs. */
158 DEFINE(TM_FRAME_SIZE, STACK_FRAME_OVERHEAD +
159 sizeof(struct pt_regs) + 16);
160#endif /* CONFIG_PPC_TRANSACTIONAL_MEM */
2468dcf6 161
45465615
RG		 162 OFFSET(TI_FLAGS, thread_info, flags);
163 OFFSET(TI_LOCAL_FLAGS, thread_info, local_flags);
164 OFFSET(TI_PREEMPT, thread_info, preempt_count);
165 OFFSET(TI_TASK, thread_info, task);
166 OFFSET(TI_CPU, thread_info, cpu);
d1dead5c
SR		 167
168#ifdef CONFIG_PPC64
45465615
RG		 169 OFFSET(DCACHEL1BLOCKSIZE, ppc64_caches, l1d.block_size);
170 OFFSET(DCACHEL1LOGBLOCKSIZE, ppc64_caches, l1d.log_block_size);
171 OFFSET(DCACHEL1BLOCKSPERPAGE, ppc64_caches, l1d.blocks_per_page);
172 OFFSET(ICACHEL1BLOCKSIZE, ppc64_caches, l1i.block_size);
173 OFFSET(ICACHEL1LOGBLOCKSIZE, ppc64_caches, l1i.log_block_size);
174 OFFSET(ICACHEL1BLOCKSPERPAGE, ppc64_caches, l1i.blocks_per_page);
d1dead5c
SR		 175 /* paca */
176 DEFINE(PACA_SIZE, sizeof(struct paca_struct));
45465615
RG		 177 OFFSET(PACAPACAINDEX, paca_struct, paca_index);
178 OFFSET(PACAPROCSTART, paca_struct, cpu_start);
179 OFFSET(PACAKSAVE, paca_struct, kstack);
180 OFFSET(PACACURRENT, paca_struct, __current);
181 OFFSET(PACASAVEDMSR, paca_struct, saved_msr);
54be0b9c 182 OFFSET(PACASTABRR, paca_struct, stab_rr);
45465615
RG		 183 OFFSET(PACAR1, paca_struct, saved_r1);
184 OFFSET(PACATOC, paca_struct, kernel_toc);
185 OFFSET(PACAKBASE, paca_struct, kernelbase);
186 OFFSET(PACAKMSR, paca_struct, kernel_msr);
4e26bc4a 187 OFFSET(PACAIRQSOFTMASK, paca_struct, irq_soft_mask);
45465615 188 OFFSET(PACAIRQHAPPENED, paca_struct, irq_happened);
ea678ac6 189 OFFSET(PACA_FTRACE_ENABLED, paca_struct, ftrace_enabled);
54be0b9c
ME		 190#ifdef CONFIG_PPC_BOOK3S
191 OFFSET(PACACONTEXTID, paca_struct, mm_ctx_id);
192#ifdef CONFIG_PPC_MM_SLICES
193 OFFSET(PACALOWSLICESPSIZE, paca_struct, mm_ctx_low_slices_psize);
194 OFFSET(PACAHIGHSLICEPSIZE, paca_struct, mm_ctx_high_slices_psize);
195 OFFSET(PACA_SLB_ADDR_LIMIT, paca_struct, mm_ctx_slb_addr_limit);
196 DEFINE(MMUPSIZEDEFSIZE, sizeof(struct mmu_psize_def));
197#endif /* CONFIG_PPC_MM_SLICES */
198#endif
dce6670a
BH		 199
200#ifdef CONFIG_PPC_BOOK3E
45465615
RG		 201 OFFSET(PACAPGD, paca_struct, pgd);
202 OFFSET(PACA_KERNELPGD, paca_struct, kernel_pgd);
203 OFFSET(PACA_EXGEN, paca_struct, exgen);
204 OFFSET(PACA_EXTLB, paca_struct, extlb);
205 OFFSET(PACA_EXMC, paca_struct, exmc);
206 OFFSET(PACA_EXCRIT, paca_struct, excrit);
207 OFFSET(PACA_EXDBG, paca_struct, exdbg);
208 OFFSET(PACA_MC_STACK, paca_struct, mc_kstack);
209 OFFSET(PACA_CRIT_STACK, paca_struct, crit_kstack);
210 OFFSET(PACA_DBG_STACK, paca_struct, dbg_kstack);
211 OFFSET(PACA_TCD_PTR, paca_struct, tcd_ptr);
212
213 OFFSET(TCD_ESEL_NEXT, tlb_core_data, esel_next);
214 OFFSET(TCD_ESEL_MAX, tlb_core_data, esel_max);
215 OFFSET(TCD_ESEL_FIRST, tlb_core_data, esel_first);
dce6670a
BH		 216#endif /* CONFIG_PPC_BOOK3E */
217
4e003747 218#ifdef CONFIG_PPC_BOOK3S_64
45465615
RG		 219 OFFSET(PACASLBCACHE, paca_struct, slb_cache);
220 OFFSET(PACASLBCACHEPTR, paca_struct, slb_cache_ptr);
221 OFFSET(PACAVMALLOCSLLP, paca_struct, vmalloc_sllp);
91c60b5b 222#ifdef CONFIG_PPC_MM_SLICES
45465615 223 OFFSET(MMUPSIZESLLP, mmu_psize_def, sllp);
d0f13e3c 224#else
45465615 225 OFFSET(PACACONTEXTSLLP, paca_struct, mm_ctx_sllp);
d0f13e3c 226#endif /* CONFIG_PPC_MM_SLICES */
45465615
RG		 227 OFFSET(PACA_EXGEN, paca_struct, exgen);
228 OFFSET(PACA_EXMC, paca_struct, exmc);
229 OFFSET(PACA_EXSLB, paca_struct, exslb);
a3d96f70 230 OFFSET(PACA_EXNMI, paca_struct, exnmi);
8e0b634b 231#ifdef CONFIG_PPC_PSERIES
45465615 232 OFFSET(PACALPPACAPTR, paca_struct, lppaca_ptr);
8e0b634b 233#endif
45465615
RG		 234 OFFSET(PACA_SLBSHADOWPTR, paca_struct, slb_shadow_ptr);
235 OFFSET(SLBSHADOW_STACKVSID, slb_shadow, save_area[SLB_NUM_BOLTED - 1].vsid);
236 OFFSET(SLBSHADOW_STACKESID, slb_shadow, save_area[SLB_NUM_BOLTED - 1].esid);
237 OFFSET(SLBSHADOW_SAVEAREA, slb_shadow, save_area);
238 OFFSET(LPPACA_PMCINUSE, lppaca, pmcregs_in_use);
8e0b634b
NP		 239#ifdef CONFIG_KVM_BOOK3S_HV_POSSIBLE
240 OFFSET(PACA_PMCINUSE, paca_struct, pmcregs_in_use);
241#endif
45465615
RG		 242 OFFSET(LPPACA_DTLIDX, lppaca, dtl_idx);
243 OFFSET(LPPACA_YIELDCOUNT, lppaca, yield_count);
244 OFFSET(PACA_DTL_RIDX, paca_struct, dtl_ridx);
4e003747 245#endif /* CONFIG_PPC_BOOK3S_64 */
45465615 246 OFFSET(PACAEMERGSP, paca_struct, emergency_sp);
1e9b4507 247#ifdef CONFIG_PPC_BOOK3S_64
45465615 248 OFFSET(PACAMCEMERGSP, paca_struct, mc_emergency_sp);
b1ee8a3d 249 OFFSET(PACA_NMI_EMERG_SP, paca_struct, nmi_emergency_sp);
45465615 250 OFFSET(PACA_IN_MCE, paca_struct, in_mce);
c4f3b52c 251 OFFSET(PACA_IN_NMI, paca_struct, in_nmi);
aa8a5e00
ME		 252 OFFSET(PACA_RFI_FLUSH_FALLBACK_AREA, paca_struct, rfi_flush_fallback_area);
253 OFFSET(PACA_EXRFI, paca_struct, exrfi);
bdcb1aef 254 OFFSET(PACA_L1D_FLUSH_SIZE, paca_struct, l1d_flush_size);
aa8a5e00 255
45465615
RG		 256#endif
257 OFFSET(PACAHWCPUID, paca_struct, hw_cpu_id);
258 OFFSET(PACAKEXECSTATE, paca_struct, kexec_state);
259 OFFSET(PACA_DSCR_DEFAULT, paca_struct, dscr_default);
260 OFFSET(ACCOUNT_STARTTIME, paca_struct, accounting.starttime);
261 OFFSET(ACCOUNT_STARTTIME_USER, paca_struct, accounting.starttime_user);
b286cedd
LT		 262 OFFSET(ACCOUNT_USER_TIME, paca_struct, accounting.utime);
263 OFFSET(ACCOUNT_SYSTEM_TIME, paca_struct, accounting.stime);
45465615
RG		 264 OFFSET(PACA_TRAP_SAVE, paca_struct, trap_save);
265 OFFSET(PACA_NAPSTATELOST, paca_struct, nap_state_lost);
266 OFFSET(PACA_SPRG_VDSO, paca_struct, sprg_vdso);
c223c903
CL		 267#else /* CONFIG_PPC64 */
268#ifdef CONFIG_VIRT_CPU_ACCOUNTING_NATIVE
45465615
RG		 269 OFFSET(ACCOUNT_STARTTIME, thread_info, accounting.starttime);
270 OFFSET(ACCOUNT_STARTTIME_USER, thread_info, accounting.starttime_user);
b286cedd
LT		 271 OFFSET(ACCOUNT_USER_TIME, thread_info, accounting.utime);
272 OFFSET(ACCOUNT_SYSTEM_TIME, thread_info, accounting.stime);
c223c903 273#endif
033ef338 274#endif /* CONFIG_PPC64 */
d1dead5c
SR		 275
276 /* RTAS */
45465615
RG		 277 OFFSET(RTASBASE, rtas_t, base);
278 OFFSET(RTASENTRY, rtas_t, entry);
d1dead5c 279
14cf11af 280 /* Interrupt register frame */
91120cc8 281 DEFINE(INT_FRAME_SIZE, STACK_INT_FRAME_SIZE);
14cf11af 282 DEFINE(SWITCH_FRAME_SIZE, STACK_FRAME_OVERHEAD + sizeof(struct pt_regs));
10d4cf18
RG		 283 STACK_PT_REGS_OFFSET(GPR0, gpr[0]);
284 STACK_PT_REGS_OFFSET(GPR1, gpr[1]);
285 STACK_PT_REGS_OFFSET(GPR2, gpr[2]);
286 STACK_PT_REGS_OFFSET(GPR3, gpr[3]);
287 STACK_PT_REGS_OFFSET(GPR4, gpr[4]);
288 STACK_PT_REGS_OFFSET(GPR5, gpr[5]);
289 STACK_PT_REGS_OFFSET(GPR6, gpr[6]);
290 STACK_PT_REGS_OFFSET(GPR7, gpr[7]);
291 STACK_PT_REGS_OFFSET(GPR8, gpr[8]);
292 STACK_PT_REGS_OFFSET(GPR9, gpr[9]);
293 STACK_PT_REGS_OFFSET(GPR10, gpr[10]);
294 STACK_PT_REGS_OFFSET(GPR11, gpr[11]);
295 STACK_PT_REGS_OFFSET(GPR12, gpr[12]);
296 STACK_PT_REGS_OFFSET(GPR13, gpr[13]);
d1dead5c 297#ifndef CONFIG_PPC64
10d4cf18 298 STACK_PT_REGS_OFFSET(GPR14, gpr[14]);
d1dead5c 299#endif /* CONFIG_PPC64 */
14cf11af
PM		 300 /*
301 * Note: these symbols include _ because they overlap with special
302 * register names
303 */
10d4cf18
RG		 304 STACK_PT_REGS_OFFSET(_NIP, nip);
305 STACK_PT_REGS_OFFSET(_MSR, msr);
306 STACK_PT_REGS_OFFSET(_CTR, ctr);
307 STACK_PT_REGS_OFFSET(_LINK, link);
308 STACK_PT_REGS_OFFSET(_CCR, ccr);
309 STACK_PT_REGS_OFFSET(_XER, xer);
310 STACK_PT_REGS_OFFSET(_DAR, dar);
311 STACK_PT_REGS_OFFSET(_DSISR, dsisr);
312 STACK_PT_REGS_OFFSET(ORIG_GPR3, orig_gpr3);
313 STACK_PT_REGS_OFFSET(RESULT, result);
314 STACK_PT_REGS_OFFSET(_TRAP, trap);
d1dead5c 315#ifndef CONFIG_PPC64
d1dead5c
SR		 316 /*
317 * The PowerPC 400-class & Book-E processors have neither the DAR
318 * nor the DSISR SPRs. Hence, we overload them to hold the similar
319 * DEAR and ESR SPRs for such processors. For critical interrupts
320 * we use them to hold SRR0 and SRR1.
14cf11af 321 */
10d4cf18
RG		 322 STACK_PT_REGS_OFFSET(_DEAR, dar);
323 STACK_PT_REGS_OFFSET(_ESR, dsisr);
d1dead5c 324#else /* CONFIG_PPC64 */
10d4cf18 325 STACK_PT_REGS_OFFSET(SOFTE, softe);
d1dead5c
SR		 326#endif /* CONFIG_PPC64 */
327
57e2a99f 328#if defined(CONFIG_PPC32)
fca622c5
KG		 329#if defined(CONFIG_BOOKE) || defined(CONFIG_40x)
330 DEFINE(EXC_LVL_SIZE, STACK_EXC_LVL_FRAME_SIZE);
331 DEFINE(MAS0, STACK_INT_FRAME_SIZE+offsetof(struct exception_regs, mas0));
332 /* we overload MMUCR for 44x on MAS0 since they are mutually exclusive */
333 DEFINE(MMUCR, STACK_INT_FRAME_SIZE+offsetof(struct exception_regs, mas0));
334 DEFINE(MAS1, STACK_INT_FRAME_SIZE+offsetof(struct exception_regs, mas1));
335 DEFINE(MAS2, STACK_INT_FRAME_SIZE+offsetof(struct exception_regs, mas2));
336 DEFINE(MAS3, STACK_INT_FRAME_SIZE+offsetof(struct exception_regs, mas3));
337 DEFINE(MAS6, STACK_INT_FRAME_SIZE+offsetof(struct exception_regs, mas6));
338 DEFINE(MAS7, STACK_INT_FRAME_SIZE+offsetof(struct exception_regs, mas7));
339 DEFINE(_SRR0, STACK_INT_FRAME_SIZE+offsetof(struct exception_regs, srr0));
340 DEFINE(_SRR1, STACK_INT_FRAME_SIZE+offsetof(struct exception_regs, srr1));
341 DEFINE(_CSRR0, STACK_INT_FRAME_SIZE+offsetof(struct exception_regs, csrr0));
342 DEFINE(_CSRR1, STACK_INT_FRAME_SIZE+offsetof(struct exception_regs, csrr1));
343 DEFINE(_DSRR0, STACK_INT_FRAME_SIZE+offsetof(struct exception_regs, dsrr0));
344 DEFINE(_DSRR1, STACK_INT_FRAME_SIZE+offsetof(struct exception_regs, dsrr1));
345 DEFINE(SAVED_KSP_LIMIT, STACK_INT_FRAME_SIZE+offsetof(struct exception_regs, saved_ksp_limit));
346#endif
57e2a99f 347#endif
d1dead5c
SR		 348
349#ifndef CONFIG_PPC64
45465615 350 OFFSET(MM_PGD, mm_struct, pgd);
d1dead5c 351#endif /* ! CONFIG_PPC64 */
14cf11af
PM		 352
353 /* About the CPU features table */
45465615
RG		 354 OFFSET(CPU_SPEC_FEATURES, cpu_spec, cpu_features);
355 OFFSET(CPU_SPEC_SETUP, cpu_spec, cpu_setup);
356 OFFSET(CPU_SPEC_RESTORE, cpu_spec, cpu_restore);
14cf11af 357
45465615
RG		 358 OFFSET(pbe_address, pbe, address);
359 OFFSET(pbe_orig_address, pbe, orig_address);
360 OFFSET(pbe_next, pbe, next);
14cf11af 361
543b9fd3 362#ifndef CONFIG_PPC64
fd582ec8 363 DEFINE(TASK_SIZE, TASK_SIZE);
d1dead5c 364 DEFINE(NUM_USER_SEGMENTS, TASK_SIZE>>28);
a7f290da 365#endif /* ! CONFIG_PPC64 */
14cf11af 366
a7f290da 367 /* datapage offsets for use by vdso */
45465615
RG		 368 OFFSET(CFG_TB_ORIG_STAMP, vdso_data, tb_orig_stamp);
369 OFFSET(CFG_TB_TICKS_PER_SEC, vdso_data, tb_ticks_per_sec);
370 OFFSET(CFG_TB_TO_XS, vdso_data, tb_to_xs);
371 OFFSET(CFG_TB_UPDATE_COUNT, vdso_data, tb_update_count);
372 OFFSET(CFG_TZ_MINUTEWEST, vdso_data, tz_minuteswest);
373 OFFSET(CFG_TZ_DSTTIME, vdso_data, tz_dsttime);
374 OFFSET(CFG_SYSCALL_MAP32, vdso_data, syscall_map_32);
375 OFFSET(WTOM_CLOCK_SEC, vdso_data, wtom_clock_sec);
376 OFFSET(WTOM_CLOCK_NSEC, vdso_data, wtom_clock_nsec);
377 OFFSET(STAMP_XTIME, vdso_data, stamp_xtime);
378 OFFSET(STAMP_SEC_FRAC, vdso_data, stamp_sec_fraction);
379 OFFSET(CFG_ICACHE_BLOCKSZ, vdso_data, icache_block_size);
380 OFFSET(CFG_DCACHE_BLOCKSZ, vdso_data, dcache_block_size);
381 OFFSET(CFG_ICACHE_LOGBLOCKSZ, vdso_data, icache_log_block_size);
382 OFFSET(CFG_DCACHE_LOGBLOCKSZ, vdso_data, dcache_log_block_size);
a7f290da 383#ifdef CONFIG_PPC64
45465615
RG		 384 OFFSET(CFG_SYSCALL_MAP64, vdso_data, syscall_map_64);
385 OFFSET(TVAL64_TV_SEC, timeval, tv_sec);
386 OFFSET(TVAL64_TV_USEC, timeval, tv_usec);
387 OFFSET(TVAL32_TV_SEC, compat_timeval, tv_sec);
388 OFFSET(TVAL32_TV_USEC, compat_timeval, tv_usec);
389 OFFSET(TSPC64_TV_SEC, timespec, tv_sec);
390 OFFSET(TSPC64_TV_NSEC, timespec, tv_nsec);
391 OFFSET(TSPC32_TV_SEC, compat_timespec, tv_sec);
392 OFFSET(TSPC32_TV_NSEC, compat_timespec, tv_nsec);
a7f290da 393#else
45465615
RG		 394 OFFSET(TVAL32_TV_SEC, timeval, tv_sec);
395 OFFSET(TVAL32_TV_USEC, timeval, tv_usec);
396 OFFSET(TSPC32_TV_SEC, timespec, tv_sec);
397 OFFSET(TSPC32_TV_NSEC, timespec, tv_nsec);
a7f290da
BH		 398#endif
399 /* timeval/timezone offsets for use by vdso */
45465615
RG		 400 OFFSET(TZONE_TZ_MINWEST, timezone, tz_minuteswest);
401 OFFSET(TZONE_TZ_DSTTIME, timezone, tz_dsttime);
a7f290da
BH		 402
403 /* Other bits used by the vdso */
404 DEFINE(CLOCK_REALTIME, CLOCK_REALTIME);
405 DEFINE(CLOCK_MONOTONIC, CLOCK_MONOTONIC);
5c929885
SS		 406 DEFINE(CLOCK_REALTIME_COARSE, CLOCK_REALTIME_COARSE);
407 DEFINE(CLOCK_MONOTONIC_COARSE, CLOCK_MONOTONIC_COARSE);
a7f290da 408 DEFINE(NSEC_PER_SEC, NSEC_PER_SEC);
151db1fc 409 DEFINE(CLOCK_REALTIME_RES, MONOTONIC_RES_NSEC);
a7f290da 410
007d88d0
DW		 411#ifdef CONFIG_BUG
412 DEFINE(BUG_ENTRY_SIZE, sizeof(struct bug_entry));
413#endif
16a15a30 414
03dfee6d
ME		 415#ifdef CONFIG_PPC_BOOK3S_64
416 DEFINE(PGD_TABLE_SIZE, (sizeof(pgd_t) << max(RADIX_PGD_INDEX_SIZE, H_PGD_INDEX_SIZE)));
dd1842a2 417#else
ee7a76da 418 DEFINE(PGD_TABLE_SIZE, PGD_TABLE_SIZE);
dd1842a2 419#endif
4ee7084e 420 DEFINE(PTE_SIZE, sizeof(pte_t));
bee86f14 421
bbf45ba5 422#ifdef CONFIG_KVM
45465615
RG		 423 OFFSET(VCPU_HOST_STACK, kvm_vcpu, arch.host_stack);
424 OFFSET(VCPU_HOST_PID, kvm_vcpu, arch.host_pid);
425 OFFSET(VCPU_GUEST_PID, kvm_vcpu, arch.pid);
1143a706 426 OFFSET(VCPU_GPRS, kvm_vcpu, arch.regs.gpr);
45465615
RG		 427 OFFSET(VCPU_VRSAVE, kvm_vcpu, arch.vrsave);
428 OFFSET(VCPU_FPRS, kvm_vcpu, arch.fp.fpr);
de56a948 429#ifdef CONFIG_ALTIVEC
45465615 430 OFFSET(VCPU_VRS, kvm_vcpu, arch.vr.vr);
de56a948 431#endif
173c520a
SG		 432 OFFSET(VCPU_XER, kvm_vcpu, arch.regs.xer);
433 OFFSET(VCPU_CTR, kvm_vcpu, arch.regs.ctr);
434 OFFSET(VCPU_LR, kvm_vcpu, arch.regs.link);
e14e7a1e 435#ifdef CONFIG_PPC_BOOK3S
45465615 436 OFFSET(VCPU_TAR, kvm_vcpu, arch.tar);
e14e7a1e 437#endif
45465615 438 OFFSET(VCPU_CR, kvm_vcpu, arch.cr);
173c520a 439 OFFSET(VCPU_PC, kvm_vcpu, arch.regs.nip);
9975f5e3 440#ifdef CONFIG_KVM_BOOK3S_HV_POSSIBLE
45465615
RG		 441 OFFSET(VCPU_MSR, kvm_vcpu, arch.shregs.msr);
442 OFFSET(VCPU_SRR0, kvm_vcpu, arch.shregs.srr0);
443 OFFSET(VCPU_SRR1, kvm_vcpu, arch.shregs.srr1);
444 OFFSET(VCPU_SPRG0, kvm_vcpu, arch.shregs.sprg0);
445 OFFSET(VCPU_SPRG1, kvm_vcpu, arch.shregs.sprg1);
446 OFFSET(VCPU_SPRG2, kvm_vcpu, arch.shregs.sprg2);
447 OFFSET(VCPU_SPRG3, kvm_vcpu, arch.shregs.sprg3);
b6c295df
PM		 448#endif
449#ifdef CONFIG_KVM_BOOK3S_HV_EXIT_TIMING
45465615
RG		 450 OFFSET(VCPU_TB_RMENTRY, kvm_vcpu, arch.rm_entry);
451 OFFSET(VCPU_TB_RMINTR, kvm_vcpu, arch.rm_intr);
452 OFFSET(VCPU_TB_RMEXIT, kvm_vcpu, arch.rm_exit);
453 OFFSET(VCPU_TB_GUEST, kvm_vcpu, arch.guest_time);
454 OFFSET(VCPU_TB_CEDE, kvm_vcpu, arch.cede_time);
455 OFFSET(VCPU_CUR_ACTIVITY, kvm_vcpu, arch.cur_activity);
456 OFFSET(VCPU_ACTIVITY_START, kvm_vcpu, arch.cur_tb_start);
457 OFFSET(TAS_SEQCOUNT, kvmhv_tb_accumulator, seqcount);
458 OFFSET(TAS_TOTAL, kvmhv_tb_accumulator, tb_total);
459 OFFSET(TAS_MIN, kvmhv_tb_accumulator, tb_min);
460 OFFSET(TAS_MAX, kvmhv_tb_accumulator, tb_max);
461#endif
462 OFFSET(VCPU_SHARED_SPRG3, kvm_vcpu_arch_shared, sprg3);
463 OFFSET(VCPU_SHARED_SPRG4, kvm_vcpu_arch_shared, sprg4);
464 OFFSET(VCPU_SHARED_SPRG5, kvm_vcpu_arch_shared, sprg5);
465 OFFSET(VCPU_SHARED_SPRG6, kvm_vcpu_arch_shared, sprg6);
466 OFFSET(VCPU_SHARED_SPRG7, kvm_vcpu_arch_shared, sprg7);
467 OFFSET(VCPU_SHADOW_PID, kvm_vcpu, arch.shadow_pid);
468 OFFSET(VCPU_SHADOW_PID1, kvm_vcpu, arch.shadow_pid1);
469 OFFSET(VCPU_SHARED, kvm_vcpu, arch.shared);
470 OFFSET(VCPU_SHARED_MSR, kvm_vcpu_arch_shared, msr);
471 OFFSET(VCPU_SHADOW_MSR, kvm_vcpu, arch.shadow_msr);
5deb8e7a 472#if defined(CONFIG_PPC_BOOK3S_64) && defined(CONFIG_KVM_BOOK3S_PR_POSSIBLE)
45465615 473 OFFSET(VCPU_SHAREDBE, kvm_vcpu, arch.shared_big_endian);
5deb8e7a 474#endif
bbf45ba5 475
45465615
RG		 476 OFFSET(VCPU_SHARED_MAS0, kvm_vcpu_arch_shared, mas0);
477 OFFSET(VCPU_SHARED_MAS1, kvm_vcpu_arch_shared, mas1);
478 OFFSET(VCPU_SHARED_MAS2, kvm_vcpu_arch_shared, mas2);
479 OFFSET(VCPU_SHARED_MAS7_3, kvm_vcpu_arch_shared, mas7_3);
480 OFFSET(VCPU_SHARED_MAS4, kvm_vcpu_arch_shared, mas4);
481 OFFSET(VCPU_SHARED_MAS6, kvm_vcpu_arch_shared, mas6);
b5904972 482
45465615
RG		 483 OFFSET(VCPU_KVM, kvm_vcpu, kvm);
484 OFFSET(KVM_LPID, kvm, arch.lpid);
d30f6e48 485
00c3a37c 486 /* book3s */
9975f5e3 487#ifdef CONFIG_KVM_BOOK3S_HV_POSSIBLE
45465615
RG		 488 OFFSET(KVM_TLB_SETS, kvm, arch.tlb_sets);
489 OFFSET(KVM_SDR1, kvm, arch.sdr1);
490 OFFSET(KVM_HOST_LPID, kvm, arch.host_lpid);
491 OFFSET(KVM_HOST_LPCR, kvm, arch.host_lpcr);
492 OFFSET(KVM_HOST_SDR1, kvm, arch.host_sdr1);
493 OFFSET(KVM_NEED_FLUSH, kvm, arch.need_tlb_flush.bits);
494 OFFSET(KVM_ENABLED_HCALLS, kvm, arch.enabled_hcalls);
495 OFFSET(KVM_VRMA_SLB_V, kvm, arch.vrma_slb_v);
496 OFFSET(KVM_RADIX, kvm, arch.radix);
134764ed 497 OFFSET(KVM_FWNMI, kvm, arch.fwnmi_enabled);
45465615
RG		 498 OFFSET(VCPU_DSISR, kvm_vcpu, arch.shregs.dsisr);
499 OFFSET(VCPU_DAR, kvm_vcpu, arch.shregs.dar);
500 OFFSET(VCPU_VPA, kvm_vcpu, arch.vpa.pinned_addr);
501 OFFSET(VCPU_VPA_DIRTY, kvm_vcpu, arch.vpa.dirty);
502 OFFSET(VCPU_HEIR, kvm_vcpu, arch.emul_inst);
503 OFFSET(VCPU_CPU, kvm_vcpu, cpu);
504 OFFSET(VCPU_THREAD_CPU, kvm_vcpu, arch.thread_cpu);
de56a948 505#endif
00c3a37c 506#ifdef CONFIG_PPC_BOOK3S
45465615
RG		 507 OFFSET(VCPU_PURR, kvm_vcpu, arch.purr);
508 OFFSET(VCPU_SPURR, kvm_vcpu, arch.spurr);
509 OFFSET(VCPU_IC, kvm_vcpu, arch.ic);
510 OFFSET(VCPU_DSCR, kvm_vcpu, arch.dscr);
511 OFFSET(VCPU_AMR, kvm_vcpu, arch.amr);
512 OFFSET(VCPU_UAMOR, kvm_vcpu, arch.uamor);
513 OFFSET(VCPU_IAMR, kvm_vcpu, arch.iamr);
514 OFFSET(VCPU_CTRL, kvm_vcpu, arch.ctrl);
515 OFFSET(VCPU_DABR, kvm_vcpu, arch.dabr);
516 OFFSET(VCPU_DABRX, kvm_vcpu, arch.dabrx);
517 OFFSET(VCPU_DAWR, kvm_vcpu, arch.dawr);
518 OFFSET(VCPU_DAWRX, kvm_vcpu, arch.dawrx);
519 OFFSET(VCPU_CIABR, kvm_vcpu, arch.ciabr);
520 OFFSET(VCPU_HFLAGS, kvm_vcpu, arch.hflags);
521 OFFSET(VCPU_DEC, kvm_vcpu, arch.dec);
522 OFFSET(VCPU_DEC_EXPIRES, kvm_vcpu, arch.dec_expires);
523 OFFSET(VCPU_PENDING_EXC, kvm_vcpu, arch.pending_exceptions);
524 OFFSET(VCPU_CEDED, kvm_vcpu, arch.ceded);
525 OFFSET(VCPU_PRODDED, kvm_vcpu, arch.prodded);
2267ea76 526 OFFSET(VCPU_IRQ_PENDING, kvm_vcpu, arch.irq_pending);
57900694 527 OFFSET(VCPU_DBELL_REQ, kvm_vcpu, arch.doorbell_request);
45465615
RG		 528 OFFSET(VCPU_MMCR, kvm_vcpu, arch.mmcr);
529 OFFSET(VCPU_PMC, kvm_vcpu, arch.pmc);
530 OFFSET(VCPU_SPMC, kvm_vcpu, arch.spmc);
531 OFFSET(VCPU_SIAR, kvm_vcpu, arch.siar);
532 OFFSET(VCPU_SDAR, kvm_vcpu, arch.sdar);
533 OFFSET(VCPU_SIER, kvm_vcpu, arch.sier);
534 OFFSET(VCPU_SLB, kvm_vcpu, arch.slb);
535 OFFSET(VCPU_SLB_MAX, kvm_vcpu, arch.slb_max);
536 OFFSET(VCPU_SLB_NR, kvm_vcpu, arch.slb_nr);
537 OFFSET(VCPU_FAULT_DSISR, kvm_vcpu, arch.fault_dsisr);
538 OFFSET(VCPU_FAULT_DAR, kvm_vcpu, arch.fault_dar);
539 OFFSET(VCPU_FAULT_GPA, kvm_vcpu, arch.fault_gpa);
540 OFFSET(VCPU_INTR_MSR, kvm_vcpu, arch.intr_msr);
541 OFFSET(VCPU_LAST_INST, kvm_vcpu, arch.last_inst);
542 OFFSET(VCPU_TRAP, kvm_vcpu, arch.trap);
543 OFFSET(VCPU_CFAR, kvm_vcpu, arch.cfar);
544 OFFSET(VCPU_PPR, kvm_vcpu, arch.ppr);
545 OFFSET(VCPU_FSCR, kvm_vcpu, arch.fscr);
546 OFFSET(VCPU_PSPB, kvm_vcpu, arch.pspb);
547 OFFSET(VCPU_EBBHR, kvm_vcpu, arch.ebbhr);
548 OFFSET(VCPU_EBBRR, kvm_vcpu, arch.ebbrr);
549 OFFSET(VCPU_BESCR, kvm_vcpu, arch.bescr);
550 OFFSET(VCPU_CSIGR, kvm_vcpu, arch.csigr);
551 OFFSET(VCPU_TACR, kvm_vcpu, arch.tacr);
552 OFFSET(VCPU_TCSCR, kvm_vcpu, arch.tcscr);
553 OFFSET(VCPU_ACOP, kvm_vcpu, arch.acop);
554 OFFSET(VCPU_WORT, kvm_vcpu, arch.wort);
555 OFFSET(VCPU_TID, kvm_vcpu, arch.tid);
556 OFFSET(VCPU_PSSCR, kvm_vcpu, arch.psscr);
769377f7 557 OFFSET(VCPU_HFSCR, kvm_vcpu, arch.hfscr);
45465615
RG		 558 OFFSET(VCORE_ENTRY_EXIT, kvmppc_vcore, entry_exit_map);
559 OFFSET(VCORE_IN_GUEST, kvmppc_vcore, in_guest);
560 OFFSET(VCORE_NAPPING_THREADS, kvmppc_vcore, napping_threads);
561 OFFSET(VCORE_KVM, kvmppc_vcore, kvm);
562 OFFSET(VCORE_TB_OFFSET, kvmppc_vcore, tb_offset);
57b8daa7 563 OFFSET(VCORE_TB_OFFSET_APPL, kvmppc_vcore, tb_offset_applied);
45465615
RG		 564 OFFSET(VCORE_LPCR, kvmppc_vcore, lpcr);
565 OFFSET(VCORE_PCR, kvmppc_vcore, pcr);
566 OFFSET(VCORE_DPDES, kvmppc_vcore, dpdes);
567 OFFSET(VCORE_VTB, kvmppc_vcore, vtb);
568 OFFSET(VCPU_SLB_E, kvmppc_slb, orige);
569 OFFSET(VCPU_SLB_V, kvmppc_slb, origv);
de56a948 570 DEFINE(VCPU_SLB_SIZE, sizeof(struct kvmppc_slb));
7b490411 571#ifdef CONFIG_PPC_TRANSACTIONAL_MEM
45465615
RG		 572 OFFSET(VCPU_TFHAR, kvm_vcpu, arch.tfhar);
573 OFFSET(VCPU_TFIAR, kvm_vcpu, arch.tfiar);
574 OFFSET(VCPU_TEXASR, kvm_vcpu, arch.texasr);
4bb3c7a0 575 OFFSET(VCPU_ORIG_TEXASR, kvm_vcpu, arch.orig_texasr);
45465615
RG		 576 OFFSET(VCPU_GPR_TM, kvm_vcpu, arch.gpr_tm);
577 OFFSET(VCPU_FPRS_TM, kvm_vcpu, arch.fp_tm.fpr);
578 OFFSET(VCPU_VRS_TM, kvm_vcpu, arch.vr_tm.vr);
579 OFFSET(VCPU_VRSAVE_TM, kvm_vcpu, arch.vrsave_tm);
580 OFFSET(VCPU_CR_TM, kvm_vcpu, arch.cr_tm);
581 OFFSET(VCPU_XER_TM, kvm_vcpu, arch.xer_tm);
582 OFFSET(VCPU_LR_TM, kvm_vcpu, arch.lr_tm);
583 OFFSET(VCPU_CTR_TM, kvm_vcpu, arch.ctr_tm);
584 OFFSET(VCPU_AMR_TM, kvm_vcpu, arch.amr_tm);
585 OFFSET(VCPU_PPR_TM, kvm_vcpu, arch.ppr_tm);
586 OFFSET(VCPU_DSCR_TM, kvm_vcpu, arch.dscr_tm);
587 OFFSET(VCPU_TAR_TM, kvm_vcpu, arch.tar_tm);
7b490411 588#endif
3c42bf8a
PM		 589
590#ifdef CONFIG_PPC_BOOK3S_64
7aa79938 591#ifdef CONFIG_KVM_BOOK3S_PR_POSSIBLE
45465615 592 OFFSET(PACA_SVCPU, paca_struct, shadow_vcpu);
3c42bf8a 593# define SVCPU_FIELD(x, f) DEFINE(x, offsetof(struct paca_struct, shadow_vcpu.f))
de56a948
PM		 594#else
595# define SVCPU_FIELD(x, f)
596#endif
3c42bf8a
PM		 597# define HSTATE_FIELD(x, f) DEFINE(x, offsetof(struct paca_struct, kvm_hstate.f))
598#else /* 32-bit */
599# define SVCPU_FIELD(x, f) DEFINE(x, offsetof(struct kvmppc_book3s_shadow_vcpu, f))
600# define HSTATE_FIELD(x, f) DEFINE(x, offsetof(struct kvmppc_book3s_shadow_vcpu, hstate.f))
601#endif
602
603 SVCPU_FIELD(SVCPU_CR, cr);
604 SVCPU_FIELD(SVCPU_XER, xer);
605 SVCPU_FIELD(SVCPU_CTR, ctr);
606 SVCPU_FIELD(SVCPU_LR, lr);
607 SVCPU_FIELD(SVCPU_PC, pc);
608 SVCPU_FIELD(SVCPU_R0, gpr[0]);
609 SVCPU_FIELD(SVCPU_R1, gpr[1]);
610 SVCPU_FIELD(SVCPU_R2, gpr[2]);
611 SVCPU_FIELD(SVCPU_R3, gpr[3]);
612 SVCPU_FIELD(SVCPU_R4, gpr[4]);
613 SVCPU_FIELD(SVCPU_R5, gpr[5]);
614 SVCPU_FIELD(SVCPU_R6, gpr[6]);
615 SVCPU_FIELD(SVCPU_R7, gpr[7]);
616 SVCPU_FIELD(SVCPU_R8, gpr[8]);
617 SVCPU_FIELD(SVCPU_R9, gpr[9]);
618 SVCPU_FIELD(SVCPU_R10, gpr[10]);
619 SVCPU_FIELD(SVCPU_R11, gpr[11]);
620 SVCPU_FIELD(SVCPU_R12, gpr[12]);
621 SVCPU_FIELD(SVCPU_R13, gpr[13]);
622 SVCPU_FIELD(SVCPU_FAULT_DSISR, fault_dsisr);
623 SVCPU_FIELD(SVCPU_FAULT_DAR, fault_dar);
624 SVCPU_FIELD(SVCPU_LAST_INST, last_inst);
625 SVCPU_FIELD(SVCPU_SHADOW_SRR1, shadow_srr1);
0604675f 626#ifdef CONFIG_PPC_BOOK3S_32
3c42bf8a 627 SVCPU_FIELD(SVCPU_SR, sr);
0604675f 628#endif
3c42bf8a
PM		 629#ifdef CONFIG_PPC64
630 SVCPU_FIELD(SVCPU_SLB, slb);
631 SVCPU_FIELD(SVCPU_SLB_MAX, slb_max);
616dff86 632 SVCPU_FIELD(SVCPU_SHADOW_FSCR, shadow_fscr);
3c42bf8a
PM		 633#endif
634
635 HSTATE_FIELD(HSTATE_HOST_R1, host_r1);
636 HSTATE_FIELD(HSTATE_HOST_R2, host_r2);
de56a948 637 HSTATE_FIELD(HSTATE_HOST_MSR, host_msr);
3c42bf8a
PM		 638 HSTATE_FIELD(HSTATE_VMHANDLER, vmhandler);
639 HSTATE_FIELD(HSTATE_SCRATCH0, scratch0);
640 HSTATE_FIELD(HSTATE_SCRATCH1, scratch1);
36e7bb38 641 HSTATE_FIELD(HSTATE_SCRATCH2, scratch2);
3c42bf8a 642 HSTATE_FIELD(HSTATE_IN_GUEST, in_guest);
02143947 643 HSTATE_FIELD(HSTATE_RESTORE_HID5, restore_hid5);
19ccb76a 644 HSTATE_FIELD(HSTATE_NAPPING, napping);
3c42bf8a 645
9975f5e3 646#ifdef CONFIG_KVM_BOOK3S_HV_POSSIBLE
7657f408
PM		 647 HSTATE_FIELD(HSTATE_HWTHREAD_REQ, hwthread_req);
648 HSTATE_FIELD(HSTATE_HWTHREAD_STATE, hwthread_state);
de56a948 649 HSTATE_FIELD(HSTATE_KVM_VCPU, kvm_vcpu);
371fefd6
PM		 650 HSTATE_FIELD(HSTATE_KVM_VCORE, kvm_vcore);
651 HSTATE_FIELD(HSTATE_XICS_PHYS, xics_phys);
5af50993
BH		 652 HSTATE_FIELD(HSTATE_XIVE_TIMA_PHYS, xive_tima_phys);
653 HSTATE_FIELD(HSTATE_XIVE_TIMA_VIRT, xive_tima_virt);
54695c30
BH		 654 HSTATE_FIELD(HSTATE_SAVED_XIRR, saved_xirr);
655 HSTATE_FIELD(HSTATE_HOST_IPI, host_ipi);
e0b7ec05 656 HSTATE_FIELD(HSTATE_PTID, ptid);
c0101509 657 HSTATE_FIELD(HSTATE_TID, tid);
4bb3c7a0 658 HSTATE_FIELD(HSTATE_FAKE_SUSPEND, fake_suspend);
9a4fc4ea
ME		 659 HSTATE_FIELD(HSTATE_MMCR0, host_mmcr[0]);
660 HSTATE_FIELD(HSTATE_MMCR1, host_mmcr[1]);
661 HSTATE_FIELD(HSTATE_MMCRA, host_mmcr[2]);
662 HSTATE_FIELD(HSTATE_SIAR, host_mmcr[3]);
663 HSTATE_FIELD(HSTATE_SDAR, host_mmcr[4]);
664 HSTATE_FIELD(HSTATE_MMCR2, host_mmcr[5]);
665 HSTATE_FIELD(HSTATE_SIER, host_mmcr[6]);
666 HSTATE_FIELD(HSTATE_PMC1, host_pmc[0]);
667 HSTATE_FIELD(HSTATE_PMC2, host_pmc[1]);
668 HSTATE_FIELD(HSTATE_PMC3, host_pmc[2]);
669 HSTATE_FIELD(HSTATE_PMC4, host_pmc[3]);
670 HSTATE_FIELD(HSTATE_PMC5, host_pmc[4]);
671 HSTATE_FIELD(HSTATE_PMC6, host_pmc[5]);
de56a948
PM		 672 HSTATE_FIELD(HSTATE_PURR, host_purr);
673 HSTATE_FIELD(HSTATE_SPURR, host_spurr);
674 HSTATE_FIELD(HSTATE_DSCR, host_dscr);
675 HSTATE_FIELD(HSTATE_DABR, dabr);
676 HSTATE_FIELD(HSTATE_DECEXP, dec_expires);
b4deba5c 677 HSTATE_FIELD(HSTATE_SPLIT_MODE, kvm_split_mode);
19ccb76a 678 DEFINE(IPI_PRIORITY, IPI_PRIORITY);
45465615
RG		 679 OFFSET(KVM_SPLIT_RPR, kvm_split_mode, rpr);
680 OFFSET(KVM_SPLIT_PMMAR, kvm_split_mode, pmmar);
681 OFFSET(KVM_SPLIT_LDBAR, kvm_split_mode, ldbar);
682 OFFSET(KVM_SPLIT_DO_NAP, kvm_split_mode, do_nap);
683 OFFSET(KVM_SPLIT_NAPPED, kvm_split_mode, napped);
c0101509
PM		 684 OFFSET(KVM_SPLIT_DO_SET, kvm_split_mode, do_set);
685 OFFSET(KVM_SPLIT_DO_RESTORE, kvm_split_mode, do_restore);
9975f5e3 686#endif /* CONFIG_KVM_BOOK3S_HV_POSSIBLE */
de56a948 687
0acb9111
PM		 688#ifdef CONFIG_PPC_BOOK3S_64
689 HSTATE_FIELD(HSTATE_CFAR, cfar);
4b8473c9 690 HSTATE_FIELD(HSTATE_PPR, ppr);
616dff86 691 HSTATE_FIELD(HSTATE_HOST_FSCR, host_fscr);
0acb9111
PM		 692#endif /* CONFIG_PPC_BOOK3S_64 */
693
3c42bf8a 694#else /* CONFIG_PPC_BOOK3S */
45465615 695 OFFSET(VCPU_CR, kvm_vcpu, arch.cr);
173c520a
SG		 696 OFFSET(VCPU_XER, kvm_vcpu, arch.regs.xer);
697 OFFSET(VCPU_LR, kvm_vcpu, arch.regs.link);
698 OFFSET(VCPU_CTR, kvm_vcpu, arch.regs.ctr);
699 OFFSET(VCPU_PC, kvm_vcpu, arch.regs.nip);
45465615
RG		 700 OFFSET(VCPU_SPRG9, kvm_vcpu, arch.sprg9);
701 OFFSET(VCPU_LAST_INST, kvm_vcpu, arch.last_inst);
702 OFFSET(VCPU_FAULT_DEAR, kvm_vcpu, arch.fault_dear);
703 OFFSET(VCPU_FAULT_ESR, kvm_vcpu, arch.fault_esr);
704 OFFSET(VCPU_CRIT_SAVE, kvm_vcpu, arch.crit_save);
00c3a37c 705#endif /* CONFIG_PPC_BOOK3S */
3c42bf8a 706#endif /* CONFIG_KVM */
d17051cb
AG		 707
708#ifdef CONFIG_KVM_GUEST
45465615
RG		 709 OFFSET(KVM_MAGIC_SCRATCH1, kvm_vcpu_arch_shared, scratch1);
710 OFFSET(KVM_MAGIC_SCRATCH2, kvm_vcpu_arch_shared, scratch2);
711 OFFSET(KVM_MAGIC_SCRATCH3, kvm_vcpu_arch_shared, scratch3);
712 OFFSET(KVM_MAGIC_INT, kvm_vcpu_arch_shared, int_pending);
713 OFFSET(KVM_MAGIC_MSR, kvm_vcpu_arch_shared, msr);
714 OFFSET(KVM_MAGIC_CRITICAL, kvm_vcpu_arch_shared, critical);
715 OFFSET(KVM_MAGIC_SR, kvm_vcpu_arch_shared, sr);
d17051cb
AG		 716#endif
717
ca9153a3
IY		 718#ifdef CONFIG_44x
719 DEFINE(PGD_T_LOG2, PGD_T_LOG2);
720 DEFINE(PTE_T_LOG2, PTE_T_LOG2);
721#endif
55fd766b 722#ifdef CONFIG_PPC_FSL_BOOK3E
78f62237 723 DEFINE(TLBCAM_SIZE, sizeof(struct tlbcam));
45465615
RG		 724 OFFSET(TLBCAM_MAS0, tlbcam, MAS0);
725 OFFSET(TLBCAM_MAS1, tlbcam, MAS1);
726 OFFSET(TLBCAM_MAS2, tlbcam, MAS2);
727 OFFSET(TLBCAM_MAS3, tlbcam, MAS3);
728 OFFSET(TLBCAM_MAS7, tlbcam, MAS7);
78f62237 729#endif
bbf45ba5 730
4cd35f67 731#if defined(CONFIG_KVM) && defined(CONFIG_SPE)
45465615
RG		 732 OFFSET(VCPU_EVR, kvm_vcpu, arch.evr[0]);
733 OFFSET(VCPU_ACC, kvm_vcpu, arch.acc);
734 OFFSET(VCPU_SPEFSCR, kvm_vcpu, arch.spefscr);
735 OFFSET(VCPU_HOST_SPEFSCR, kvm_vcpu, arch.host_spefscr);
4cd35f67
SW		 736#endif
737
d30f6e48 738#ifdef CONFIG_KVM_BOOKE_HV
45465615
RG		 739 OFFSET(VCPU_HOST_MAS4, kvm_vcpu, arch.host_mas4);
740 OFFSET(VCPU_HOST_MAS6, kvm_vcpu, arch.host_mas6);
d30f6e48
SW		 741#endif
742
5af50993
BH		 743#ifdef CONFIG_KVM_XICS
744 DEFINE(VCPU_XIVE_SAVED_STATE, offsetof(struct kvm_vcpu,
745 arch.xive_saved_state));
746 DEFINE(VCPU_XIVE_CAM_WORD, offsetof(struct kvm_vcpu,
747 arch.xive_cam_word));
748 DEFINE(VCPU_XIVE_PUSHED, offsetof(struct kvm_vcpu, arch.xive_pushed));
9b9b13a6
BH		 749 DEFINE(VCPU_XIVE_ESC_ON, offsetof(struct kvm_vcpu, arch.xive_esc_on));
750 DEFINE(VCPU_XIVE_ESC_RADDR, offsetof(struct kvm_vcpu, arch.xive_esc_raddr));
751 DEFINE(VCPU_XIVE_ESC_VADDR, offsetof(struct kvm_vcpu, arch.xive_esc_vaddr));
5af50993
BH		 752#endif
753
73e75b41 754#ifdef CONFIG_KVM_EXIT_TIMING
45465615
RG		 755 OFFSET(VCPU_TIMING_EXIT_TBU, kvm_vcpu, arch.timing_exit.tv32.tbu);
756 OFFSET(VCPU_TIMING_EXIT_TBL, kvm_vcpu, arch.timing_exit.tv32.tbl);
757 OFFSET(VCPU_TIMING_LAST_ENTER_TBU, kvm_vcpu, arch.timing_last_enter.tv32.tbu);
758 OFFSET(VCPU_TIMING_LAST_ENTER_TBL, kvm_vcpu, arch.timing_last_enter.tv32.tbl);
73e75b41
HB		 759#endif
760
7cba160a 761#ifdef CONFIG_PPC_POWERNV
45465615
RG		 762 OFFSET(PACA_CORE_IDLE_STATE_PTR, paca_struct, core_idle_state_ptr);
763 OFFSET(PACA_THREAD_IDLE_STATE, paca_struct, thread_idle_state);
764 OFFSET(PACA_THREAD_MASK, paca_struct, thread_mask);
765 OFFSET(PACA_SUBCORE_SIBLING_MASK, paca_struct, subcore_sibling_mask);
22c6663d 766 OFFSET(PACA_REQ_PSSCR, paca_struct, requested_psscr);
7672691a 767 OFFSET(PACA_DONT_STOP, paca_struct, dont_stop);
e1c1cfed
GS		 768#define STOP_SPR(x, f) OFFSET(x, paca_struct, stop_sprs.f)
769 STOP_SPR(STOP_PID, pid);
770 STOP_SPR(STOP_LDBAR, ldbar);
771 STOP_SPR(STOP_FSCR, fscr);
772 STOP_SPR(STOP_HFSCR, hfscr);
773 STOP_SPR(STOP_MMCR1, mmcr1);
774 STOP_SPR(STOP_MMCR2, mmcr2);
775 STOP_SPR(STOP_MMCRA, mmcra);
7cba160a
SP		 776#endif
777
66feed61 778 DEFINE(PPC_DBELL_SERVER, PPC_DBELL_SERVER);
a9af97aa 779 DEFINE(PPC_DBELL_MSGTYPE, PPC_DBELL_MSGTYPE);
66feed61 780
f86ef74e 781#ifdef CONFIG_PPC_8xx
9f595fd8 782 DEFINE(VIRT_IMMR_BASE, (u64)__fix_to_virt(FIX_IMMR_BASE));
f86ef74e
CL		 783#endif
784
14cf11af
PM		 785 return 0;
786}
Linux 6.x block layer and io_uring tree(s)