Commit | Line | Data |
---|---|---|
9f04b9e3 PM |
1 | #ifndef _ASM_POWERPC_PROCESSOR_H |
2 | #define _ASM_POWERPC_PROCESSOR_H | |
1da177e4 LT |
3 | |
4 | /* | |
9f04b9e3 PM |
5 | * Copyright (C) 2001 PPC 64 Team, IBM Corp |
6 | * | |
7 | * This program is free software; you can redistribute it and/or | |
8 | * modify it under the terms of the GNU General Public License | |
9 | * as published by the Free Software Foundation; either version | |
10 | * 2 of the License, or (at your option) any later version. | |
1da177e4 | 11 | */ |
1da177e4 | 12 | |
9f04b9e3 | 13 | #include <asm/reg.h> |
1da177e4 | 14 | |
c6e6771b MN |
15 | #ifdef CONFIG_VSX |
16 | #define TS_FPRWIDTH 2 | |
e156bd8a AB |
17 | |
18 | #ifdef __BIG_ENDIAN__ | |
19 | #define TS_FPROFFSET 0 | |
20 | #define TS_VSRLOWOFFSET 1 | |
21 | #else | |
22 | #define TS_FPROFFSET 1 | |
23 | #define TS_VSRLOWOFFSET 0 | |
24 | #endif | |
25 | ||
c6e6771b | 26 | #else |
9c75a31c | 27 | #define TS_FPRWIDTH 1 |
e156bd8a | 28 | #define TS_FPROFFSET 0 |
c6e6771b | 29 | #endif |
9c75a31c | 30 | |
92779245 HM |
31 | #ifdef CONFIG_PPC64 |
32 | /* Default SMT priority is set to 3. Use 11- 13bits to save priority. */ | |
33 | #define PPR_PRIORITY 3 | |
34 | #ifdef __ASSEMBLY__ | |
35 | #define INIT_PPR (PPR_PRIORITY << 50) | |
36 | #else | |
37 | #define INIT_PPR ((u64)PPR_PRIORITY << 50) | |
38 | #endif /* __ASSEMBLY__ */ | |
39 | #endif /* CONFIG_PPC64 */ | |
40 | ||
9f04b9e3 PM |
41 | #ifndef __ASSEMBLY__ |
42 | #include <linux/compiler.h> | |
1325a684 | 43 | #include <linux/cache.h> |
1da177e4 LT |
44 | #include <asm/ptrace.h> |
45 | #include <asm/types.h> | |
9422de3e | 46 | #include <asm/hw_breakpoint.h> |
1da177e4 | 47 | |
799d6046 PM |
48 | /* We do _not_ want to define new machine types at all, those must die |
49 | * in favor of using the device-tree | |
50 | * -- BenH. | |
1da177e4 | 51 | */ |
1da177e4 | 52 | |
933ee711 | 53 | /* PREP sub-platform types. Unused */ |
1da177e4 LT |
54 | #define _PREP_Motorola 0x01 /* motorola prep */ |
55 | #define _PREP_Firm 0x02 /* firmworks prep */ | |
56 | #define _PREP_IBM 0x00 /* ibm prep */ | |
57 | #define _PREP_Bull 0x03 /* bull prep */ | |
58 | ||
799d6046 | 59 | /* CHRP sub-platform types. These are arbitrary */ |
1da177e4 LT |
60 | #define _CHRP_Motorola 0x04 /* motorola chrp, the cobra */ |
61 | #define _CHRP_IBM 0x05 /* IBM chrp, the longtrail and longtrail 2 */ | |
62 | #define _CHRP_Pegasos 0x06 /* Genesi/bplan's Pegasos and Pegasos2 */ | |
26c5032e | 63 | #define _CHRP_briq 0x07 /* TotalImpact's briQ */ |
1da177e4 | 64 | |
e8222502 BH |
65 | #if defined(__KERNEL__) && defined(CONFIG_PPC32) |
66 | ||
67 | extern int _chrp_type; | |
799d6046 | 68 | |
e8222502 BH |
69 | #endif /* defined(__KERNEL__) && defined(CONFIG_PPC32) */ |
70 | ||
9f04b9e3 PM |
71 | /* |
72 | * Default implementation of macro that returns current | |
73 | * instruction pointer ("program counter"). | |
74 | */ | |
75 | #define current_text_addr() ({ __label__ _l; _l: &&_l;}) | |
76 | ||
77 | /* Macros for adjusting thread priority (hardware multi-threading) */ | |
78 | #define HMT_very_low() asm volatile("or 31,31,31 # very low priority") | |
79 | #define HMT_low() asm volatile("or 1,1,1 # low priority") | |
80 | #define HMT_medium_low() asm volatile("or 6,6,6 # medium low priority") | |
81 | #define HMT_medium() asm volatile("or 2,2,2 # medium priority") | |
82 | #define HMT_medium_high() asm volatile("or 5,5,5 # medium high priority") | |
83 | #define HMT_high() asm volatile("or 3,3,3 # high priority") | |
84 | ||
85 | #ifdef __KERNEL__ | |
86 | ||
1da177e4 | 87 | struct task_struct; |
9f04b9e3 | 88 | void start_thread(struct pt_regs *regs, unsigned long fdptr, unsigned long sp); |
1da177e4 LT |
89 | void release_thread(struct task_struct *); |
90 | ||
1da177e4 LT |
91 | /* Lazy FPU handling on uni-processor */ |
92 | extern struct task_struct *last_task_used_math; | |
93 | extern struct task_struct *last_task_used_altivec; | |
c6e6771b | 94 | extern struct task_struct *last_task_used_vsx; |
1da177e4 LT |
95 | extern struct task_struct *last_task_used_spe; |
96 | ||
9f04b9e3 | 97 | #ifdef CONFIG_PPC32 |
7c4f10b9 RT |
98 | |
99 | #if CONFIG_TASK_SIZE > CONFIG_KERNEL_START | |
100 | #error User TASK_SIZE overlaps with KERNEL_START address | |
101 | #endif | |
9f04b9e3 PM |
102 | #define TASK_SIZE (CONFIG_TASK_SIZE) |
103 | ||
1da177e4 LT |
104 | /* This decides where the kernel will search for a free chunk of vm |
105 | * space during mmap's. | |
106 | */ | |
107 | #define TASK_UNMAPPED_BASE (TASK_SIZE / 8 * 3) | |
9f04b9e3 PM |
108 | #endif |
109 | ||
110 | #ifdef CONFIG_PPC64 | |
048ee099 AK |
111 | /* 64-bit user address space is 46-bits (64TB user VM) */ |
112 | #define TASK_SIZE_USER64 (0x0000400000000000UL) | |
9f04b9e3 PM |
113 | |
114 | /* | |
115 | * 32-bit user address space is 4GB - 1 page | |
116 | * (this 1 page is needed so referencing of 0xFFFFFFFF generates EFAULT | |
117 | */ | |
118 | #define TASK_SIZE_USER32 (0x0000000100000000UL - (1*PAGE_SIZE)) | |
119 | ||
82455257 | 120 | #define TASK_SIZE_OF(tsk) (test_tsk_thread_flag(tsk, TIF_32BIT) ? \ |
9f04b9e3 | 121 | TASK_SIZE_USER32 : TASK_SIZE_USER64) |
82455257 | 122 | #define TASK_SIZE TASK_SIZE_OF(current) |
9f04b9e3 PM |
123 | |
124 | /* This decides where the kernel will search for a free chunk of vm | |
125 | * space during mmap's. | |
126 | */ | |
127 | #define TASK_UNMAPPED_BASE_USER32 (PAGE_ALIGN(TASK_SIZE_USER32 / 4)) | |
128 | #define TASK_UNMAPPED_BASE_USER64 (PAGE_ALIGN(TASK_SIZE_USER64 / 4)) | |
129 | ||
cab175f9 | 130 | #define TASK_UNMAPPED_BASE ((is_32bit_task()) ? \ |
9f04b9e3 PM |
131 | TASK_UNMAPPED_BASE_USER32 : TASK_UNMAPPED_BASE_USER64 ) |
132 | #endif | |
1da177e4 | 133 | |
922a70d3 DH |
134 | #ifdef __powerpc64__ |
135 | ||
136 | #define STACK_TOP_USER64 TASK_SIZE_USER64 | |
137 | #define STACK_TOP_USER32 TASK_SIZE_USER32 | |
138 | ||
cab175f9 | 139 | #define STACK_TOP (is_32bit_task() ? \ |
922a70d3 DH |
140 | STACK_TOP_USER32 : STACK_TOP_USER64) |
141 | ||
142 | #define STACK_TOP_MAX STACK_TOP_USER64 | |
143 | ||
144 | #else /* __powerpc64__ */ | |
145 | ||
146 | #define STACK_TOP TASK_SIZE | |
147 | #define STACK_TOP_MAX STACK_TOP | |
148 | ||
149 | #endif /* __powerpc64__ */ | |
922a70d3 | 150 | |
1da177e4 LT |
151 | typedef struct { |
152 | unsigned long seg; | |
153 | } mm_segment_t; | |
154 | ||
de79f7b9 PM |
155 | #define TS_FPR(i) fp_state.fpr[i][TS_FPROFFSET] |
156 | #define TS_TRANS_FPR(i) transact_fp.fpr[i][TS_FPROFFSET] | |
157 | ||
158 | /* FP and VSX 0-31 register set */ | |
159 | struct thread_fp_state { | |
160 | u64 fpr[32][TS_FPRWIDTH] __attribute__((aligned(16))); | |
161 | u64 fpscr; /* Floating point status */ | |
162 | }; | |
163 | ||
164 | /* Complete AltiVec register set including VSCR */ | |
165 | struct thread_vr_state { | |
166 | vector128 vr[32] __attribute__((aligned(16))); | |
167 | vector128 vscr __attribute__((aligned(16))); | |
168 | }; | |
9c75a31c | 169 | |
51ae8d4a | 170 | struct debug_reg { |
99396ac1 DK |
171 | #ifdef CONFIG_PPC_ADV_DEBUG_REGS |
172 | /* | |
173 | * The following help to manage the use of Debug Control Registers | |
174 | * om the BookE platforms. | |
175 | */ | |
d8899bb2 BB |
176 | uint32_t dbcr0; |
177 | uint32_t dbcr1; | |
99396ac1 | 178 | #ifdef CONFIG_BOOKE |
d8899bb2 | 179 | uint32_t dbcr2; |
99396ac1 DK |
180 | #endif |
181 | /* | |
182 | * The stored value of the DBSR register will be the value at the | |
183 | * last debug interrupt. This register can only be read from the | |
184 | * user (will never be written to) and has value while helping to | |
185 | * describe the reason for the last debug trap. Torez | |
186 | */ | |
d8899bb2 | 187 | uint32_t dbsr; |
99396ac1 DK |
188 | /* |
189 | * The following will contain addresses used by debug applications | |
190 | * to help trace and trap on particular address locations. | |
191 | * The bits in the Debug Control Registers above help define which | |
192 | * of the following registers will contain valid data and/or addresses. | |
193 | */ | |
194 | unsigned long iac1; | |
195 | unsigned long iac2; | |
196 | #if CONFIG_PPC_ADV_DEBUG_IACS > 2 | |
197 | unsigned long iac3; | |
198 | unsigned long iac4; | |
199 | #endif | |
200 | unsigned long dac1; | |
201 | unsigned long dac2; | |
202 | #if CONFIG_PPC_ADV_DEBUG_DVCS > 0 | |
203 | unsigned long dvc1; | |
204 | unsigned long dvc2; | |
205 | #endif | |
1da177e4 | 206 | #endif |
51ae8d4a BB |
207 | }; |
208 | ||
209 | struct thread_struct { | |
210 | unsigned long ksp; /* Kernel stack pointer */ | |
95791988 | 211 | |
51ae8d4a BB |
212 | #ifdef CONFIG_PPC64 |
213 | unsigned long ksp_vsid; | |
214 | #endif | |
215 | struct pt_regs *regs; /* Pointer to saved register state */ | |
216 | mm_segment_t fs; /* for get_fs() validation */ | |
217 | #ifdef CONFIG_BOOKE | |
218 | /* BookE base exception scratch space; align on cacheline */ | |
219 | unsigned long normsave[8] ____cacheline_aligned; | |
220 | #endif | |
221 | #ifdef CONFIG_PPC32 | |
222 | void *pgdir; /* root of page-table tree */ | |
223 | unsigned long ksp_limit; /* if ksp <= ksp_limit stack overflow */ | |
224 | #endif | |
95791988 | 225 | /* Debug Registers */ |
51ae8d4a | 226 | struct debug_reg debug; |
de79f7b9 | 227 | struct thread_fp_state fp_state; |
18461960 | 228 | struct thread_fp_state *fp_save_area; |
9f04b9e3 | 229 | int fpexc_mode; /* floating-point exception mode */ |
e9370ae1 | 230 | unsigned int align_ctl; /* alignment handling control */ |
9f04b9e3 PM |
231 | #ifdef CONFIG_PPC64 |
232 | unsigned long start_tb; /* Start purr when proc switched in */ | |
233 | unsigned long accum_tb; /* Total accumilated purr for process */ | |
5aae8a53 P |
234 | #ifdef CONFIG_HAVE_HW_BREAKPOINT |
235 | struct perf_event *ptrace_bps[HBP_NUM]; | |
236 | /* | |
237 | * Helps identify source of single-step exception and subsequent | |
238 | * hw-breakpoint enablement | |
239 | */ | |
240 | struct perf_event *last_hit_ubp; | |
241 | #endif /* CONFIG_HAVE_HW_BREAKPOINT */ | |
9f04b9e3 | 242 | #endif |
9422de3e | 243 | struct arch_hw_breakpoint hw_brk; /* info on the hardware breakpoint */ |
41ab5266 | 244 | unsigned long trap_nr; /* last trap # on this thread */ |
1da177e4 | 245 | #ifdef CONFIG_ALTIVEC |
de79f7b9 | 246 | struct thread_vr_state vr_state; |
18461960 | 247 | struct thread_vr_state *vr_save_area; |
1da177e4 LT |
248 | unsigned long vrsave; |
249 | int used_vr; /* set if process has used altivec */ | |
250 | #endif /* CONFIG_ALTIVEC */ | |
c6e6771b MN |
251 | #ifdef CONFIG_VSX |
252 | /* VSR status */ | |
253 | int used_vsr; /* set if process has used altivec */ | |
254 | #endif /* CONFIG_VSX */ | |
1da177e4 LT |
255 | #ifdef CONFIG_SPE |
256 | unsigned long evr[32]; /* upper 32-bits of SPE regs */ | |
257 | u64 acc; /* Accumulator */ | |
258 | unsigned long spefscr; /* SPE & eFP status */ | |
640e9225 JM |
259 | unsigned long spefscr_last; /* SPEFSCR value on last prctl |
260 | call or trap return */ | |
1da177e4 LT |
261 | int used_spe; /* set if process has used spe */ |
262 | #endif /* CONFIG_SPE */ | |
f4c3aff2 MN |
263 | #ifdef CONFIG_PPC_TRANSACTIONAL_MEM |
264 | u64 tm_tfhar; /* Transaction fail handler addr */ | |
265 | u64 tm_texasr; /* Transaction exception & summary */ | |
266 | u64 tm_tfiar; /* Transaction fail instr address reg */ | |
267 | unsigned long tm_orig_msr; /* Thread's MSR on ctx switch */ | |
268 | struct pt_regs ckpt_regs; /* Checkpointed registers */ | |
269 | ||
28e61cc4 MN |
270 | unsigned long tm_tar; |
271 | unsigned long tm_ppr; | |
272 | unsigned long tm_dscr; | |
273 | ||
f4c3aff2 MN |
274 | /* |
275 | * Transactional FP and VSX 0-31 register set. | |
276 | * NOTE: the sense of these is the opposite of the integer ckpt_regs! | |
277 | * | |
278 | * When a transaction is active/signalled/scheduled etc., *regs is the | |
279 | * most recent set of/speculated GPRs with ckpt_regs being the older | |
280 | * checkpointed regs to which we roll back if transaction aborts. | |
281 | * | |
282 | * However, fpr[] is the checkpointed 'base state' of FP regs, and | |
283 | * transact_fpr[] is the new set of transactional values. | |
284 | * VRs work the same way. | |
285 | */ | |
de79f7b9 PM |
286 | struct thread_fp_state transact_fp; |
287 | struct thread_vr_state transact_vr; | |
f4c3aff2 MN |
288 | unsigned long transact_vrsave; |
289 | #endif /* CONFIG_PPC_TRANSACTIONAL_MEM */ | |
97e49255 AG |
290 | #ifdef CONFIG_KVM_BOOK3S_32_HANDLER |
291 | void* kvm_shadow_vcpu; /* KVM internal data */ | |
292 | #endif /* CONFIG_KVM_BOOK3S_32_HANDLER */ | |
d30f6e48 SW |
293 | #if defined(CONFIG_KVM) && defined(CONFIG_BOOKE) |
294 | struct kvm_vcpu *kvm_vcpu; | |
295 | #endif | |
efcac658 AK |
296 | #ifdef CONFIG_PPC64 |
297 | unsigned long dscr; | |
298 | int dscr_inherit; | |
92779245 | 299 | unsigned long ppr; /* used to save/restore SMT priority */ |
efcac658 | 300 | #endif |
2468dcf6 IM |
301 | #ifdef CONFIG_PPC_BOOK3S_64 |
302 | unsigned long tar; | |
9353374b ME |
303 | unsigned long ebbrr; |
304 | unsigned long ebbhr; | |
305 | unsigned long bescr; | |
59affcd3 ME |
306 | unsigned long siar; |
307 | unsigned long sdar; | |
308 | unsigned long sier; | |
59affcd3 | 309 | unsigned long mmcr2; |
330a1eb7 ME |
310 | unsigned mmcr0; |
311 | unsigned used_ebb; | |
2468dcf6 | 312 | #endif |
1da177e4 LT |
313 | }; |
314 | ||
315 | #define ARCH_MIN_TASKALIGN 16 | |
316 | ||
317 | #define INIT_SP (sizeof(init_stack) + (unsigned long) &init_stack) | |
85218827 KG |
318 | #define INIT_SP_LIMIT \ |
319 | (_ALIGN_UP(sizeof(init_thread_info), 16) + (unsigned long) &init_stack) | |
1da177e4 | 320 | |
6a800f36 | 321 | #ifdef CONFIG_SPE |
640e9225 JM |
322 | #define SPEFSCR_INIT \ |
323 | .spefscr = SPEFSCR_FINVE | SPEFSCR_FDBZE | SPEFSCR_FUNFE | SPEFSCR_FOVFE, \ | |
324 | .spefscr_last = SPEFSCR_FINVE | SPEFSCR_FDBZE | SPEFSCR_FUNFE | SPEFSCR_FOVFE, | |
6a800f36 LY |
325 | #else |
326 | #define SPEFSCR_INIT | |
327 | #endif | |
9f04b9e3 PM |
328 | |
329 | #ifdef CONFIG_PPC32 | |
1da177e4 LT |
330 | #define INIT_THREAD { \ |
331 | .ksp = INIT_SP, \ | |
85218827 | 332 | .ksp_limit = INIT_SP_LIMIT, \ |
1da177e4 LT |
333 | .fs = KERNEL_DS, \ |
334 | .pgdir = swapper_pg_dir, \ | |
335 | .fpexc_mode = MSR_FE0 | MSR_FE1, \ | |
6a800f36 | 336 | SPEFSCR_INIT \ |
1da177e4 | 337 | } |
9f04b9e3 PM |
338 | #else |
339 | #define INIT_THREAD { \ | |
340 | .ksp = INIT_SP, \ | |
341 | .regs = (struct pt_regs *)INIT_SP - 1, /* XXX bogus, I think */ \ | |
342 | .fs = KERNEL_DS, \ | |
ddf5f75a | 343 | .fpexc_mode = 0, \ |
92779245 | 344 | .ppr = INIT_PPR, \ |
9f04b9e3 PM |
345 | } |
346 | #endif | |
1da177e4 LT |
347 | |
348 | /* | |
349 | * Return saved PC of a blocked thread. For now, this is the "user" PC | |
350 | */ | |
9f04b9e3 PM |
351 | #define thread_saved_pc(tsk) \ |
352 | ((tsk)->thread.regs? (tsk)->thread.regs->nip: 0) | |
1da177e4 | 353 | |
e5093ff0 SD |
354 | #define task_pt_regs(tsk) ((struct pt_regs *)(tsk)->thread.regs) |
355 | ||
1da177e4 LT |
356 | unsigned long get_wchan(struct task_struct *p); |
357 | ||
9f04b9e3 PM |
358 | #define KSTK_EIP(tsk) ((tsk)->thread.regs? (tsk)->thread.regs->nip: 0) |
359 | #define KSTK_ESP(tsk) ((tsk)->thread.regs? (tsk)->thread.regs->gpr[1]: 0) | |
1da177e4 LT |
360 | |
361 | /* Get/set floating-point exception mode */ | |
9f04b9e3 PM |
362 | #define GET_FPEXC_CTL(tsk, adr) get_fpexc_mode((tsk), (adr)) |
363 | #define SET_FPEXC_CTL(tsk, val) set_fpexc_mode((tsk), (val)) | |
1da177e4 LT |
364 | |
365 | extern int get_fpexc_mode(struct task_struct *tsk, unsigned long adr); | |
366 | extern int set_fpexc_mode(struct task_struct *tsk, unsigned int val); | |
367 | ||
fab5db97 PM |
368 | #define GET_ENDIAN(tsk, adr) get_endian((tsk), (adr)) |
369 | #define SET_ENDIAN(tsk, val) set_endian((tsk), (val)) | |
370 | ||
371 | extern int get_endian(struct task_struct *tsk, unsigned long adr); | |
372 | extern int set_endian(struct task_struct *tsk, unsigned int val); | |
373 | ||
e9370ae1 PM |
374 | #define GET_UNALIGN_CTL(tsk, adr) get_unalign_ctl((tsk), (adr)) |
375 | #define SET_UNALIGN_CTL(tsk, val) set_unalign_ctl((tsk), (val)) | |
376 | ||
377 | extern int get_unalign_ctl(struct task_struct *tsk, unsigned long adr); | |
378 | extern int set_unalign_ctl(struct task_struct *tsk, unsigned int val); | |
379 | ||
d31626f7 PM |
380 | extern void fp_enable(void); |
381 | extern void vec_enable(void); | |
18461960 PM |
382 | extern void load_fp_state(struct thread_fp_state *fp); |
383 | extern void store_fp_state(struct thread_fp_state *fp); | |
384 | extern void load_vr_state(struct thread_vr_state *vr); | |
385 | extern void store_vr_state(struct thread_vr_state *vr); | |
386 | ||
9f04b9e3 | 387 | static inline unsigned int __unpack_fe01(unsigned long msr_bits) |
1da177e4 LT |
388 | { |
389 | return ((msr_bits & MSR_FE0) >> 10) | ((msr_bits & MSR_FE1) >> 8); | |
390 | } | |
391 | ||
9f04b9e3 | 392 | static inline unsigned long __pack_fe01(unsigned int fpmode) |
1da177e4 LT |
393 | { |
394 | return ((fpmode << 10) & MSR_FE0) | ((fpmode << 8) & MSR_FE1); | |
395 | } | |
396 | ||
9f04b9e3 PM |
397 | #ifdef CONFIG_PPC64 |
398 | #define cpu_relax() do { HMT_low(); HMT_medium(); barrier(); } while (0) | |
399 | #else | |
1da177e4 | 400 | #define cpu_relax() barrier() |
9f04b9e3 | 401 | #endif |
1da177e4 | 402 | |
3a6bfbc9 DB |
403 | #define cpu_relax_lowlatency() cpu_relax() |
404 | ||
2f25194d AB |
405 | /* Check that a certain kernel stack pointer is valid in task_struct p */ |
406 | int validate_sp(unsigned long sp, struct task_struct *p, | |
407 | unsigned long nbytes); | |
408 | ||
1da177e4 LT |
409 | /* |
410 | * Prefetch macros. | |
411 | */ | |
412 | #define ARCH_HAS_PREFETCH | |
413 | #define ARCH_HAS_PREFETCHW | |
414 | #define ARCH_HAS_SPINLOCK_PREFETCH | |
415 | ||
9f04b9e3 | 416 | static inline void prefetch(const void *x) |
1da177e4 | 417 | { |
9f04b9e3 PM |
418 | if (unlikely(!x)) |
419 | return; | |
420 | ||
421 | __asm__ __volatile__ ("dcbt 0,%0" : : "r" (x)); | |
1da177e4 LT |
422 | } |
423 | ||
9f04b9e3 | 424 | static inline void prefetchw(const void *x) |
1da177e4 | 425 | { |
9f04b9e3 PM |
426 | if (unlikely(!x)) |
427 | return; | |
428 | ||
429 | __asm__ __volatile__ ("dcbtst 0,%0" : : "r" (x)); | |
1da177e4 LT |
430 | } |
431 | ||
432 | #define spin_lock_prefetch(x) prefetchw(x) | |
433 | ||
9f04b9e3 | 434 | #define HAVE_ARCH_PICK_MMAP_LAYOUT |
1da177e4 | 435 | |
efbda860 | 436 | #ifdef CONFIG_PPC64 |
2b3f8e87 | 437 | static inline unsigned long get_clean_sp(unsigned long sp, int is_32) |
efbda860 | 438 | { |
efbda860 | 439 | if (is_32) |
2b3f8e87 | 440 | return sp & 0x0ffffffffUL; |
efbda860 JB |
441 | return sp; |
442 | } | |
443 | #else | |
2b3f8e87 | 444 | static inline unsigned long get_clean_sp(unsigned long sp, int is_32) |
efbda860 | 445 | { |
2b3f8e87 | 446 | return sp; |
efbda860 JB |
447 | } |
448 | #endif | |
449 | ||
e8bb3e00 | 450 | extern unsigned long cpuidle_disable; |
771dae81 DD |
451 | enum idle_boot_override {IDLE_NO_OVERRIDE = 0, IDLE_POWERSAVE_OFF}; |
452 | ||
ae3a197e | 453 | extern int powersave_nap; /* set if nap mode can be used in idle loop */ |
56548fc0 | 454 | extern unsigned long power7_nap(int check_irq); |
7cba160a | 455 | extern unsigned long power7_sleep(void); |
77b54e9f | 456 | extern unsigned long power7_winkle(void); |
ae3a197e DH |
457 | extern void flush_instruction_cache(void); |
458 | extern void hard_reset_now(void); | |
459 | extern void poweroff_now(void); | |
460 | extern int fix_alignment(struct pt_regs *); | |
461 | extern void cvt_fd(float *from, double *to); | |
462 | extern void cvt_df(double *from, float *to); | |
463 | extern void _nmask_and_or_msr(unsigned long nmask, unsigned long or_val); | |
464 | ||
465 | #ifdef CONFIG_PPC64 | |
466 | /* | |
467 | * We handle most unaligned accesses in hardware. On the other hand | |
468 | * unaligned DMA can be very expensive on some ppc64 IO chips (it does | |
469 | * powers of 2 writes until it reaches sufficient alignment). | |
470 | * | |
471 | * Based on this we disable the IP header alignment in network drivers. | |
472 | */ | |
473 | #define NET_IP_ALIGN 0 | |
474 | #endif | |
475 | ||
1da177e4 | 476 | #endif /* __KERNEL__ */ |
9f04b9e3 PM |
477 | #endif /* __ASSEMBLY__ */ |
478 | #endif /* _ASM_POWERPC_PROCESSOR_H */ |