Commit | Line | Data |
---|---|---|
16c57b36 | 1 | /* |
8a56e1ee | 2 | * Copyright 2009 Freescale Semiconductor, Inc. |
16c57b36 KG |
3 | * |
4 | * This program is free software; you can redistribute it and/or | |
5 | * modify it under the terms of the GNU General Public License | |
6 | * as published by the Free Software Foundation; either version | |
7 | * 2 of the License, or (at your option) any later version. | |
8 | * | |
9 | * provides masks and opcode images for use by code generation, emulation | |
10 | * and for instructions that older assemblers might not know about | |
11 | */ | |
12 | #ifndef _ASM_POWERPC_PPC_OPCODE_H | |
13 | #define _ASM_POWERPC_PPC_OPCODE_H | |
14 | ||
15 | #include <linux/stringify.h> | |
16 | #include <asm/asm-compat.h> | |
17 | ||
0972def4 MN |
18 | #define __REG_R0 0 |
19 | #define __REG_R1 1 | |
20 | #define __REG_R2 2 | |
21 | #define __REG_R3 3 | |
22 | #define __REG_R4 4 | |
23 | #define __REG_R5 5 | |
24 | #define __REG_R6 6 | |
25 | #define __REG_R7 7 | |
26 | #define __REG_R8 8 | |
27 | #define __REG_R9 9 | |
28 | #define __REG_R10 10 | |
29 | #define __REG_R11 11 | |
30 | #define __REG_R12 12 | |
31 | #define __REG_R13 13 | |
32 | #define __REG_R14 14 | |
33 | #define __REG_R15 15 | |
34 | #define __REG_R16 16 | |
35 | #define __REG_R17 17 | |
36 | #define __REG_R18 18 | |
37 | #define __REG_R19 19 | |
38 | #define __REG_R20 20 | |
39 | #define __REG_R21 21 | |
40 | #define __REG_R22 22 | |
41 | #define __REG_R23 23 | |
42 | #define __REG_R24 24 | |
43 | #define __REG_R25 25 | |
44 | #define __REG_R26 26 | |
45 | #define __REG_R27 27 | |
46 | #define __REG_R28 28 | |
47 | #define __REG_R29 29 | |
48 | #define __REG_R30 30 | |
49 | #define __REG_R31 31 | |
50 | ||
f4c01579 MN |
51 | #define __REGA0_0 0 |
52 | #define __REGA0_R1 1 | |
53 | #define __REGA0_R2 2 | |
54 | #define __REGA0_R3 3 | |
55 | #define __REGA0_R4 4 | |
56 | #define __REGA0_R5 5 | |
57 | #define __REGA0_R6 6 | |
58 | #define __REGA0_R7 7 | |
59 | #define __REGA0_R8 8 | |
60 | #define __REGA0_R9 9 | |
61 | #define __REGA0_R10 10 | |
62 | #define __REGA0_R11 11 | |
63 | #define __REGA0_R12 12 | |
64 | #define __REGA0_R13 13 | |
65 | #define __REGA0_R14 14 | |
66 | #define __REGA0_R15 15 | |
67 | #define __REGA0_R16 16 | |
68 | #define __REGA0_R17 17 | |
69 | #define __REGA0_R18 18 | |
70 | #define __REGA0_R19 19 | |
71 | #define __REGA0_R20 20 | |
72 | #define __REGA0_R21 21 | |
73 | #define __REGA0_R22 22 | |
74 | #define __REGA0_R23 23 | |
75 | #define __REGA0_R24 24 | |
76 | #define __REGA0_R25 25 | |
77 | #define __REGA0_R26 26 | |
78 | #define __REGA0_R27 27 | |
79 | #define __REGA0_R28 28 | |
80 | #define __REGA0_R29 29 | |
81 | #define __REGA0_R30 30 | |
82 | #define __REGA0_R31 31 | |
83 | ||
9123c5ed HJ |
84 | /* opcode and xopcode for instructions */ |
85 | #define OP_TRAP 3 | |
86 | #define OP_TRAP_64 2 | |
87 | ||
88 | #define OP_31_XOP_TRAP 4 | |
89 | #define OP_31_XOP_LWZX 23 | |
90 | #define OP_31_XOP_DCBST 54 | |
91 | #define OP_31_XOP_LWZUX 55 | |
92 | #define OP_31_XOP_TRAP_64 68 | |
93 | #define OP_31_XOP_DCBF 86 | |
94 | #define OP_31_XOP_LBZX 87 | |
95 | #define OP_31_XOP_STWX 151 | |
96 | #define OP_31_XOP_STBX 215 | |
97 | #define OP_31_XOP_LBZUX 119 | |
98 | #define OP_31_XOP_STBUX 247 | |
99 | #define OP_31_XOP_LHZX 279 | |
100 | #define OP_31_XOP_LHZUX 311 | |
101 | #define OP_31_XOP_MFSPR 339 | |
102 | #define OP_31_XOP_LHAX 343 | |
103 | #define OP_31_XOP_LHAUX 375 | |
104 | #define OP_31_XOP_STHX 407 | |
105 | #define OP_31_XOP_STHUX 439 | |
106 | #define OP_31_XOP_MTSPR 467 | |
107 | #define OP_31_XOP_DCBI 470 | |
108 | #define OP_31_XOP_LWBRX 534 | |
109 | #define OP_31_XOP_TLBSYNC 566 | |
110 | #define OP_31_XOP_STWBRX 662 | |
111 | #define OP_31_XOP_LHBRX 790 | |
112 | #define OP_31_XOP_STHBRX 918 | |
113 | ||
114 | #define OP_LWZ 32 | |
115 | #define OP_LD 58 | |
116 | #define OP_LWZU 33 | |
117 | #define OP_LBZ 34 | |
118 | #define OP_LBZU 35 | |
119 | #define OP_STW 36 | |
120 | #define OP_STWU 37 | |
121 | #define OP_STD 62 | |
122 | #define OP_STB 38 | |
123 | #define OP_STBU 39 | |
124 | #define OP_LHZ 40 | |
125 | #define OP_LHZU 41 | |
126 | #define OP_LHA 42 | |
127 | #define OP_LHAU 43 | |
128 | #define OP_STH 44 | |
129 | #define OP_STHU 45 | |
130 | ||
16c57b36 | 131 | /* sorted alphabetically */ |
95213959 AK |
132 | #define PPC_INST_BHRBE 0x7c00025c |
133 | #define PPC_INST_CLRBHRB 0x7c00035c | |
8a649045 | 134 | #define PPC_INST_CP_ABORT 0x7c00068c |
16c57b36 KG |
135 | #define PPC_INST_DCBA 0x7c0005ec |
136 | #define PPC_INST_DCBA_MASK 0xfc0007fe | |
137 | #define PPC_INST_DCBAL 0x7c2005ec | |
138 | #define PPC_INST_DCBZL 0x7c2007ec | |
1afc149d | 139 | #define PPC_INST_ICBT 0x7c00002c |
edc424f8 DS |
140 | #define PPC_INST_ICSWX 0x7c00032d |
141 | #define PPC_INST_ICSWEPX 0x7c00076d | |
16c57b36 KG |
142 | #define PPC_INST_ISEL 0x7c00001e |
143 | #define PPC_INST_ISEL_MASK 0xfc00003e | |
864b9e6f | 144 | #define PPC_INST_LDARX 0x7c0000a8 |
16c57b36 KG |
145 | #define PPC_INST_LSWI 0x7c0004aa |
146 | #define PPC_INST_LSWX 0x7c00042a | |
d6ccb1f5 | 147 | #define PPC_INST_LWARX 0x7c000028 |
16c57b36 | 148 | #define PPC_INST_LWSYNC 0x7c2004ac |
9863c28a JY |
149 | #define PPC_INST_SYNC 0x7c0004ac |
150 | #define PPC_INST_SYNC_MASK 0xfc0007fe | |
dfb432cb | 151 | #define PPC_INST_LXVD2X 0x7c000698 |
16c57b36 KG |
152 | #define PPC_INST_MCRXR 0x7c000400 |
153 | #define PPC_INST_MCRXR_MASK 0xfc0007fe | |
154 | #define PPC_INST_MFSPR_PVR 0x7c1f42a6 | |
155 | #define PPC_INST_MFSPR_PVR_MASK 0xfc1fffff | |
e16c8765 | 156 | #define PPC_INST_MFTMR 0x7c0002dc |
16c57b36 | 157 | #define PPC_INST_MSGSND 0x7c00019c |
755563bc | 158 | #define PPC_INST_MSGCLR 0x7c0001dc |
42d02b81 | 159 | #define PPC_INST_MSGSNDP 0x7c00011c |
e16c8765 | 160 | #define PPC_INST_MTTMR 0x7c0003dc |
16c57b36 KG |
161 | #define PPC_INST_NOP 0x60000000 |
162 | #define PPC_INST_POPCNTB 0x7c0000f4 | |
163 | #define PPC_INST_POPCNTB_MASK 0xfc0007fe | |
b5f9b666 AB |
164 | #define PPC_INST_POPCNTD 0x7c0003f4 |
165 | #define PPC_INST_POPCNTW 0x7c0002f4 | |
16c57b36 KG |
166 | #define PPC_INST_RFCI 0x4c000066 |
167 | #define PPC_INST_RFDI 0x4c00004e | |
168 | #define PPC_INST_RFMCI 0x4c00004c | |
efcac658 AK |
169 | #define PPC_INST_MFSPR_DSCR 0x7c1102a6 |
170 | #define PPC_INST_MFSPR_DSCR_MASK 0xfc1fffff | |
171 | #define PPC_INST_MTSPR_DSCR 0x7c1103a6 | |
172 | #define PPC_INST_MTSPR_DSCR_MASK 0xfc1fffff | |
73d2fb75 AB |
173 | #define PPC_INST_MFSPR_DSCR_USER 0x7c0302a6 |
174 | #define PPC_INST_MFSPR_DSCR_USER_MASK 0xfc1fffff | |
175 | #define PPC_INST_MTSPR_DSCR_USER 0x7c0303a6 | |
176 | #define PPC_INST_MTSPR_DSCR_USER_MASK 0xfc1fffff | |
6dd7a82c AB |
177 | #define PPC_INST_MFVSRD 0x7c000066 |
178 | #define PPC_INST_MTVSRD 0x7c000166 | |
697d3899 | 179 | #define PPC_INST_SLBFEE 0x7c0007a7 |
16c57b36 KG |
180 | |
181 | #define PPC_INST_STRING 0x7c00042a | |
182 | #define PPC_INST_STRING_MASK 0xfc0007fe | |
183 | #define PPC_INST_STRING_GEN_MASK 0xfc00067e | |
184 | ||
185 | #define PPC_INST_STSWI 0x7c0005aa | |
186 | #define PPC_INST_STSWX 0x7c00052a | |
dfb432cb | 187 | #define PPC_INST_STXVD2X 0x7c000798 |
60dbf438 | 188 | #define PPC_INST_TLBIE 0x7c000264 |
7281f5dc | 189 | #define PPC_INST_TLBILX 0x7c000024 |
16c57b36 | 190 | #define PPC_INST_WAIT 0x7c00007c |
29c09e8f BH |
191 | #define PPC_INST_TLBIVAX 0x7c000624 |
192 | #define PPC_INST_TLBSRX_DOT 0x7c0006a5 | |
6dd7a82c AB |
193 | #define PPC_INST_VPMSUMW 0x10000488 |
194 | #define PPC_INST_VPMSUMD 0x100004c8 | |
0016a4cf | 195 | #define PPC_INST_XXLOR 0xf0000510 |
926f160f | 196 | #define PPC_INST_XXSWAPD 0xf0000250 |
b92a66a6 | 197 | #define PPC_INST_XVCPSGNDP 0xf0000780 |
14c39a4c MN |
198 | #define PPC_INST_TRECHKPT 0x7c0007dd |
199 | #define PPC_INST_TRECLAIM 0x7c00075d | |
200 | #define PPC_INST_TABORT 0x7c00071d | |
16c57b36 | 201 | |
948cf67c BH |
202 | #define PPC_INST_NAP 0x4c000364 |
203 | #define PPC_INST_SLEEP 0x4c0003a4 | |
77b54e9f | 204 | #define PPC_INST_WINKLE 0x4c0003e4 |
948cf67c | 205 | |
931e1241 BH |
206 | /* A2 specific instructions */ |
207 | #define PPC_INST_ERATWE 0x7c0001a6 | |
208 | #define PPC_INST_ERATRE 0x7c000166 | |
209 | #define PPC_INST_ERATILX 0x7c000066 | |
210 | #define PPC_INST_ERATIVAX 0x7c000666 | |
211 | #define PPC_INST_ERATSX 0x7c000126 | |
212 | #define PPC_INST_ERATSX_DOT 0x7c000127 | |
213 | ||
0ca87f05 | 214 | /* Misc instructions for BPF compiler */ |
4e235761 | 215 | #define PPC_INST_LBZ 0x88000000 |
0ca87f05 ME |
216 | #define PPC_INST_LD 0xe8000000 |
217 | #define PPC_INST_LHZ 0xa0000000 | |
9c662cad | 218 | #define PPC_INST_LHBRX 0x7c00062c |
0ca87f05 ME |
219 | #define PPC_INST_LWZ 0x80000000 |
220 | #define PPC_INST_STD 0xf8000000 | |
221 | #define PPC_INST_STDU 0xf8000001 | |
693930d6 DK |
222 | #define PPC_INST_STW 0x90000000 |
223 | #define PPC_INST_STWU 0x94000000 | |
0ca87f05 ME |
224 | #define PPC_INST_MFLR 0x7c0802a6 |
225 | #define PPC_INST_MTLR 0x7c0803a6 | |
226 | #define PPC_INST_CMPWI 0x2c000000 | |
227 | #define PPC_INST_CMPDI 0x2c200000 | |
228 | #define PPC_INST_CMPLW 0x7c000040 | |
229 | #define PPC_INST_CMPLWI 0x28000000 | |
230 | #define PPC_INST_ADDI 0x38000000 | |
231 | #define PPC_INST_ADDIS 0x3c000000 | |
232 | #define PPC_INST_ADD 0x7c000214 | |
233 | #define PPC_INST_SUB 0x7c000050 | |
234 | #define PPC_INST_BLR 0x4e800020 | |
235 | #define PPC_INST_BLRL 0x4e800021 | |
236 | #define PPC_INST_MULLW 0x7c0001d6 | |
237 | #define PPC_INST_MULHWU 0x7c000016 | |
238 | #define PPC_INST_MULLI 0x1c000000 | |
a40a2b67 | 239 | #define PPC_INST_DIVWU 0x7c000396 |
0ca87f05 ME |
240 | #define PPC_INST_RLWINM 0x54000000 |
241 | #define PPC_INST_RLDICR 0x78000004 | |
242 | #define PPC_INST_SLW 0x7c000030 | |
243 | #define PPC_INST_SRW 0x7c000430 | |
244 | #define PPC_INST_AND 0x7c000038 | |
245 | #define PPC_INST_ANDDOT 0x7c000039 | |
246 | #define PPC_INST_OR 0x7c000378 | |
02871903 | 247 | #define PPC_INST_XOR 0x7c000278 |
0ca87f05 ME |
248 | #define PPC_INST_ANDI 0x70000000 |
249 | #define PPC_INST_ORI 0x60000000 | |
250 | #define PPC_INST_ORIS 0x64000000 | |
02871903 DB |
251 | #define PPC_INST_XORI 0x68000000 |
252 | #define PPC_INST_XORIS 0x6c000000 | |
0ca87f05 ME |
253 | #define PPC_INST_NEG 0x7c0000d0 |
254 | #define PPC_INST_BRANCH 0x48000000 | |
255 | #define PPC_INST_BRANCH_COND 0x40800000 | |
4404a9f9 MN |
256 | #define PPC_INST_LBZCIX 0x7c0006aa |
257 | #define PPC_INST_STBCIX 0x7c0007aa | |
0ca87f05 | 258 | |
16c57b36 | 259 | /* macros to insert fields into opcodes */ |
55a5db18 MN |
260 | #define ___PPC_RA(a) (((a) & 0x1f) << 16) |
261 | #define ___PPC_RB(b) (((b) & 0x1f) << 11) | |
262 | #define ___PPC_RS(s) (((s) & 0x1f) << 21) | |
263 | #define ___PPC_RT(t) ___PPC_RS(t) | |
0b7673c3 | 264 | #define __PPC_RA(a) ___PPC_RA(__REG_##a) |
f4c01579 | 265 | #define __PPC_RA0(a) ___PPC_RA(__REGA0_##a) |
0b7673c3 MN |
266 | #define __PPC_RB(b) ___PPC_RB(__REG_##b) |
267 | #define __PPC_RS(s) ___PPC_RS(__REG_##s) | |
268 | #define __PPC_RT(t) ___PPC_RT(__REG_##t) | |
0016a4cf PM |
269 | #define __PPC_XA(a) ((((a) & 0x1f) << 16) | (((a) & 0x20) >> 3)) |
270 | #define __PPC_XB(b) ((((b) & 0x1f) << 11) | (((b) & 0x20) >> 4)) | |
dfb432cb | 271 | #define __PPC_XS(s) ((((s) & 0x1f) << 21) | (((s) & 0x20) >> 5)) |
0016a4cf | 272 | #define __PPC_XT(s) __PPC_XS(s) |
da6b43c8 MN |
273 | #define __PPC_T_TLB(t) (((t) & 0x3) << 21) |
274 | #define __PPC_WC(w) (((w) & 0x3) << 21) | |
931e1241 | 275 | #define __PPC_WS(w) (((w) & 0x1f) << 11) |
0ca87f05 ME |
276 | #define __PPC_SH(s) __PPC_WS(s) |
277 | #define __PPC_MB(s) (((s) & 0x1f) << 6) | |
278 | #define __PPC_ME(s) (((s) & 0x1f) << 1) | |
279 | #define __PPC_BI(s) (((s) & 0x1f) << 16) | |
1afc149d | 280 | #define __PPC_CT(t) (((t) & 0x0f) << 21) |
931e1241 | 281 | |
4e14a4d1 | 282 | /* |
d6ccb1f5 KG |
283 | * Only use the larx hint bit on 64bit CPUs. e500v1/v2 based CPUs will treat a |
284 | * larx with EH set as an illegal instruction. | |
4e14a4d1 AB |
285 | */ |
286 | #ifdef CONFIG_PPC64 | |
287 | #define __PPC_EH(eh) (((eh) & 0x1) << 0) | |
288 | #else | |
289 | #define __PPC_EH(eh) 0 | |
290 | #endif | |
16c57b36 KG |
291 | |
292 | /* Deal with instructions that older assemblers aren't aware of */ | |
8a649045 | 293 | #define PPC_CP_ABORT stringify_in_c(.long PPC_INST_CP_ABORT) |
16c57b36 KG |
294 | #define PPC_DCBAL(a, b) stringify_in_c(.long PPC_INST_DCBAL | \ |
295 | __PPC_RA(a) | __PPC_RB(b)) | |
296 | #define PPC_DCBZL(a, b) stringify_in_c(.long PPC_INST_DCBZL | \ | |
297 | __PPC_RA(a) | __PPC_RB(b)) | |
864b9e6f | 298 | #define PPC_LDARX(t, a, b, eh) stringify_in_c(.long PPC_INST_LDARX | \ |
cdaade71 MN |
299 | ___PPC_RT(t) | ___PPC_RA(a) | \ |
300 | ___PPC_RB(b) | __PPC_EH(eh)) | |
4e14a4d1 | 301 | #define PPC_LWARX(t, a, b, eh) stringify_in_c(.long PPC_INST_LWARX | \ |
cdaade71 MN |
302 | ___PPC_RT(t) | ___PPC_RA(a) | \ |
303 | ___PPC_RB(b) | __PPC_EH(eh)) | |
16c57b36 | 304 | #define PPC_MSGSND(b) stringify_in_c(.long PPC_INST_MSGSND | \ |
cdaade71 | 305 | ___PPC_RB(b)) |
755563bc PM |
306 | #define PPC_MSGCLR(b) stringify_in_c(.long PPC_INST_MSGCLR | \ |
307 | ___PPC_RB(b)) | |
42d02b81 IM |
308 | #define PPC_MSGSNDP(b) stringify_in_c(.long PPC_INST_MSGSNDP | \ |
309 | ___PPC_RB(b)) | |
b5f9b666 AB |
310 | #define PPC_POPCNTB(a, s) stringify_in_c(.long PPC_INST_POPCNTB | \ |
311 | __PPC_RA(a) | __PPC_RS(s)) | |
312 | #define PPC_POPCNTD(a, s) stringify_in_c(.long PPC_INST_POPCNTD | \ | |
313 | __PPC_RA(a) | __PPC_RS(s)) | |
314 | #define PPC_POPCNTW(a, s) stringify_in_c(.long PPC_INST_POPCNTW | \ | |
315 | __PPC_RA(a) | __PPC_RS(s)) | |
16c57b36 KG |
316 | #define PPC_RFCI stringify_in_c(.long PPC_INST_RFCI) |
317 | #define PPC_RFDI stringify_in_c(.long PPC_INST_RFDI) | |
318 | #define PPC_RFMCI stringify_in_c(.long PPC_INST_RFMCI) | |
319 | #define PPC_TLBILX(t, a, b) stringify_in_c(.long PPC_INST_TLBILX | \ | |
962cffbd | 320 | __PPC_T_TLB(t) | __PPC_RA0(a) | __PPC_RB(b)) |
16c57b36 KG |
321 | #define PPC_TLBILX_ALL(a, b) PPC_TLBILX(0, a, b) |
322 | #define PPC_TLBILX_PID(a, b) PPC_TLBILX(1, a, b) | |
323 | #define PPC_TLBILX_VA(a, b) PPC_TLBILX(3, a, b) | |
324 | #define PPC_WAIT(w) stringify_in_c(.long PPC_INST_WAIT | \ | |
325 | __PPC_WC(w)) | |
60dbf438 | 326 | #define PPC_TLBIE(lp,a) stringify_in_c(.long PPC_INST_TLBIE | \ |
cdaade71 | 327 | ___PPC_RB(a) | ___PPC_RS(lp)) |
29c09e8f | 328 | #define PPC_TLBSRX_DOT(a,b) stringify_in_c(.long PPC_INST_TLBSRX_DOT | \ |
962cffbd | 329 | __PPC_RA0(a) | __PPC_RB(b)) |
29c09e8f | 330 | #define PPC_TLBIVAX(a,b) stringify_in_c(.long PPC_INST_TLBIVAX | \ |
962cffbd | 331 | __PPC_RA0(a) | __PPC_RB(b)) |
16c57b36 | 332 | |
931e1241 BH |
333 | #define PPC_ERATWE(s, a, w) stringify_in_c(.long PPC_INST_ERATWE | \ |
334 | __PPC_RS(s) | __PPC_RA(a) | __PPC_WS(w)) | |
335 | #define PPC_ERATRE(s, a, w) stringify_in_c(.long PPC_INST_ERATRE | \ | |
336 | __PPC_RS(s) | __PPC_RA(a) | __PPC_WS(w)) | |
337 | #define PPC_ERATILX(t, a, b) stringify_in_c(.long PPC_INST_ERATILX | \ | |
962cffbd | 338 | __PPC_T_TLB(t) | __PPC_RA0(a) | \ |
931e1241 BH |
339 | __PPC_RB(b)) |
340 | #define PPC_ERATIVAX(s, a, b) stringify_in_c(.long PPC_INST_ERATIVAX | \ | |
962cffbd | 341 | __PPC_RS(s) | __PPC_RA0(a) | __PPC_RB(b)) |
931e1241 | 342 | #define PPC_ERATSX(t, a, w) stringify_in_c(.long PPC_INST_ERATSX | \ |
962cffbd | 343 | __PPC_RS(t) | __PPC_RA0(a) | __PPC_RB(b)) |
931e1241 | 344 | #define PPC_ERATSX_DOT(t, a, w) stringify_in_c(.long PPC_INST_ERATSX_DOT | \ |
962cffbd | 345 | __PPC_RS(t) | __PPC_RA0(a) | __PPC_RB(b)) |
697d3899 PM |
346 | #define PPC_SLBFEE_DOT(t, b) stringify_in_c(.long PPC_INST_SLBFEE | \ |
347 | __PPC_RT(t) | __PPC_RB(b)) | |
1afc149d TB |
348 | #define PPC_ICBT(c,a,b) stringify_in_c(.long PPC_INST_ICBT | \ |
349 | __PPC_CT(c) | __PPC_RA0(a) | __PPC_RB(b)) | |
4404a9f9 MN |
350 | /* PASemi instructions */ |
351 | #define LBZCIX(t,a,b) stringify_in_c(.long PPC_INST_LBZCIX | \ | |
352 | __PPC_RT(t) | __PPC_RA(a) | __PPC_RB(b)) | |
353 | #define STBCIX(s,a,b) stringify_in_c(.long PPC_INST_STBCIX | \ | |
354 | __PPC_RS(s) | __PPC_RA(a) | __PPC_RB(b)) | |
931e1241 | 355 | |
dfb432cb MN |
356 | /* |
357 | * Define what the VSX XX1 form instructions will look like, then add | |
358 | * the 128 bit load store instructions based on that. | |
359 | */ | |
360 | #define VSX_XX1(s, a, b) (__PPC_XS(s) | __PPC_RA(a) | __PPC_RB(b)) | |
0016a4cf | 361 | #define VSX_XX3(t, a, b) (__PPC_XT(t) | __PPC_XA(a) | __PPC_XB(b)) |
dfb432cb | 362 | #define STXVD2X(s, a, b) stringify_in_c(.long PPC_INST_STXVD2X | \ |
178f2ae0 | 363 | VSX_XX1((s), a, b)) |
dfb432cb | 364 | #define LXVD2X(s, a, b) stringify_in_c(.long PPC_INST_LXVD2X | \ |
178f2ae0 | 365 | VSX_XX1((s), a, b)) |
6dd7a82c AB |
366 | #define MFVRD(a, t) stringify_in_c(.long PPC_INST_MFVSRD | \ |
367 | VSX_XX1((t)+32, a, R0)) | |
368 | #define MTVRD(t, a) stringify_in_c(.long PPC_INST_MTVSRD | \ | |
369 | VSX_XX1((t)+32, a, R0)) | |
370 | #define VPMSUMW(t, a, b) stringify_in_c(.long PPC_INST_VPMSUMW | \ | |
371 | VSX_XX3((t), a, b)) | |
372 | #define VPMSUMD(t, a, b) stringify_in_c(.long PPC_INST_VPMSUMD | \ | |
373 | VSX_XX3((t), a, b)) | |
0016a4cf | 374 | #define XXLOR(t, a, b) stringify_in_c(.long PPC_INST_XXLOR | \ |
178f2ae0 | 375 | VSX_XX3((t), a, b)) |
926f160f AB |
376 | #define XXSWAPD(t, a) stringify_in_c(.long PPC_INST_XXSWAPD | \ |
377 | VSX_XX3((t), a, a)) | |
b92a66a6 MN |
378 | #define XVCPSGNDP(t, a, b) stringify_in_c(.long (PPC_INST_XVCPSGNDP | \ |
379 | VSX_XX3((t), (a), (b)))) | |
dfb432cb | 380 | |
948cf67c BH |
381 | #define PPC_NAP stringify_in_c(.long PPC_INST_NAP) |
382 | #define PPC_SLEEP stringify_in_c(.long PPC_INST_SLEEP) | |
77b54e9f | 383 | #define PPC_WINKLE stringify_in_c(.long PPC_INST_WINKLE) |
948cf67c | 384 | |
95213959 AK |
385 | /* BHRB instructions */ |
386 | #define PPC_CLRBHRB stringify_in_c(.long PPC_INST_CLRBHRB) | |
387 | #define PPC_MFBHRBE(r, n) stringify_in_c(.long PPC_INST_BHRBE | \ | |
388 | __PPC_RT(r) | \ | |
389 | (((n) & 0x3ff) << 11)) | |
390 | ||
14c39a4c MN |
391 | /* Transactional memory instructions */ |
392 | #define TRECHKPT stringify_in_c(.long PPC_INST_TRECHKPT) | |
393 | #define TRECLAIM(r) stringify_in_c(.long PPC_INST_TRECLAIM \ | |
394 | | __PPC_RA(r)) | |
395 | #define TABORT(r) stringify_in_c(.long PPC_INST_TABORT \ | |
396 | | __PPC_RA(r)) | |
397 | ||
e16c8765 AF |
398 | /* book3e thread control instructions */ |
399 | #define TMRN(x) ((((x) & 0x1f) << 16) | (((x) & 0x3e0) << 6)) | |
400 | #define MTTMR(tmr, r) stringify_in_c(.long PPC_INST_MTTMR | \ | |
401 | TMRN(tmr) | ___PPC_RS(r)) | |
402 | #define MFTMR(tmr, r) stringify_in_c(.long PPC_INST_MFTMR | \ | |
403 | TMRN(tmr) | ___PPC_RT(r)) | |
404 | ||
edc424f8 DS |
405 | /* Coprocessor instructions */ |
406 | #define PPC_ICSWX(s, a, b) stringify_in_c(.long PPC_INST_ICSWX | \ | |
407 | ___PPC_RS(s) | \ | |
408 | ___PPC_RA(a) | \ | |
409 | ___PPC_RB(b)) | |
410 | #define PPC_ICSWEPX(s, a, b) stringify_in_c(.long PPC_INST_ICSWEPX | \ | |
411 | ___PPC_RS(s) | \ | |
412 | ___PPC_RA(a) | \ | |
413 | ___PPC_RB(b)) | |
414 | ||
415 | ||
16c57b36 | 416 | #endif /* _ASM_POWERPC_PPC_OPCODE_H */ |